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A BSTR ACT
HIGH SPEED RADAR SIGNAL COLLECTION AND
CHARACTERIZATION ON A CUSTOM RECONFIGURABLE 
PLATFORM
Name: Francis D. Fradette
University of Dayton, 2009
Advisor: Eric Balster
In this thesis, a high speed parallel data collection, processing and communications 
systems is developed. The input into the system consists of eight channels and is 
sampled at 50MHz. The system collects information from the eight channels of data 
and packages the data for transmission through a gigabit ethernet connection to a 
standard desktop PC computer.
A Xilinx based design is used as the platform. It has been chosen for its recon­
figurability and ease of design upgrades. The proposed platform contains a Xilinx 
VirtexII Pro FPGA. Specific design challenges of the proposed system include: High 
speed data path integrity, high-speed data processing, power plane integrity, and the 
utilization of gigabit ethernet.
Subsystems of the proposed platform are designed to accommodate the 50MHz 
rate of incoming sensor data. Noise filtering of the data path and the power planes 
is also addressed. A design to preprocess the information from the sensors is imple­
mented in VHDL on the FPGA. This design utilizes the embedded PowerPC on the
iii
VirtexII FPGA to interface to gigabit ethernet. Embedded software is developed to 
collect the sensor data as well as manage an ethernet connection, which connects the 
Xilinx processing core to a desktop computer
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C H A PTER  1
Introduction
Sensors provide a wealth of information in an array of different applications. How­
ever, information provided by sensors can generate large amounts of data. Depending 
on the application, much of this data may contain little or irrelevant information.
Specialized hardware can be designed to preprocess sensor data in real-time appli­
cations to reduce the volume of data. However, designing and fabricating customized 
hardware is very time consuming and expensive. Also, specialized circuitry that is 
developed is typically application specific.
An alternative is to use a general purpose computer. Standard desktop PC com­
puters are often chosen as a platform for sensor data processing. The cost for an 
individual computer is relatively low and the uniformity of PC computers eases the 
overhead of learning a new system for data processing. However, since a standard 
desktop computer is a general purpose computer, it often is unfit for real-time data 
processing.
Field Programable Gate Arrays(FPGA) are a very useful tool for sensor data pro­
cessing. The reconfigurable nature of FPGAs enable experimentation with multiple 
hardware processing implementations which can be developed quickly without the 
need to fabricate multiple integrated circuits and circuit boards. An example of this
1
is seen in [7]. The flexibility of the FPGA can be utilized to continually update or 
change the processing implementation.
1.1 Target Use
The design, developed in this thesis, is used to capture data from a system which 
generates eight channels of 8 bit data. The 8 bits are the output of an Analog to 
Digital Converter (ADC) representing the amplitude of a sensor detecting an RF 
pulse. The proposed design provides the following information about each channel of 
data: the amplitude of an RF pulse, the duration of the pulse, and the time the pulse 
occurred. A block diagram of the target use is seen in Figure 1.1. On the right of the 
Figure are the eight channels of RF sensor data.
The system then collects and characterizes the incoming sensor data. This data 
consists of a three bit channel identification, an eight bit amplitude, a sixteen bit pulse 
width, and a thirty-eight bit time of arrival. These signals are described in detail in 
Chapter 3. The RF pulse data is then formed into packets and transmitted via gigabit 
ethernet to a general purpose computer. This process is described in Chapter 4 and 
Chapter 5.
1.2 System  Design
The proposed system utilizes a board design known as the Dynamically Recon­
figurable Experimental Application Module (DREAM) board, a specialized printed 
circuit board consisting of processing and communication elements. Figure 1.3 is 
an image of the DREAM board and the major components of the PC board layout
2
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Figure 1.1: Overview of the Intended Use of the Design
are seen in Figure 1.2. The capabilities of the DREAM board are described in the 
following sections.
1.2.1 Reconfigurable Hardware
The FPGA on the DREAM Board is a VirtexII Pro made by Xilinx, seen on 
the left in Figure 1.2. The specific FPGA device, XCVP30, has eight RocketIO 
transceivers[12]. Four of these RocketIO connections are connected to an InfiniBand 
connection and the other four are connected to a gigabit PHY device, VSC8234,
3
Figure 1.2: Dynamically Reconfigurable Experimental Application Module (DREAM) 
Outline
manufactured by Vitesse[10]. Both of these connections are described in Section 
1.2.2. There are more than 30,000 logic cells available on the XCVP30, as well as two 
PowerPC blocks. One PowerPC block is used as the processor for embedded software 
communicating via ethernet to the desktop PC, which is described in section 1.2.3. 
This Virtex chip has 896 pins, 644 of which are user-definable input/output(I/O) 
connections [12].
A subset of the available I/O pins connect the large amounts of RF sensor data to 
the FPGA. It is in the reconfigurable logic cells that preprocessing of the sensor data 
occurs. The raw RF sensor data is captured and characterized and the information
4
Figure 1.3: Dynamically Reconfigurable Experimental Application Module (DREAM)
is forwarded through the FPGA fabric to the gigabit ethernet interface portion of 
the reconfigurable hardware. The data is managed by of one of the two available
PowerPCs.
1.2.2 Hardware Platform
Of the available I/O  connections to the FPGA, 160 connect to four 50 pin General 
Purpose Input/Output(GPIO) sockets. The remaining 40 GPIO socket connections 
are connected to ground. The GPIO can be selected to be either 3.3V or 5.0V logic,
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by means of Texas Instruments 16-Bit Level Shifting Transceiver. These connections 
are located in the upper left portion of the PC board, as seen in Figure 1.2.
On the left side of the PC board is a 160 pin DDR2 RAM connection. The RAM 
is not utilized in this design, but may be utilized as in [7]. On the lower portion of the 
PC board is a sixteen channel InfiniBand connection. The InfiniBand is connected to
the RocketIO connections on the top side of the FPGA. The InfiniBand connection is 
not used in this design, but an example of Infiniband interconnection can be seen in 
[8]. These extra connections allow utilization of the DREAM board in a wide range 
of applications.
On the DREAM board is a Vitesse Quad lO/lOO/lOOOBase-T Gigabit Ethernet 
PHY, which is located on the upper side of the PC board, as seen in Figure 1.2. This 
piece of silicon has four gigabit ethernet channels which connect to the RocketIO 
connections[10] on the FPGA. Directly above the ethernet PHY is four standard 
ethernet, RJ-45, connections.
1.2.3 Embedded Software
Embedded software is developed in C to utilize the PowerPC on the FPGA. The 
advantage of the PowerPC in this embedded system is the ability to utilize complex 
data transfer protocols without the need for dedicated silicon or the utilization of a 
large portion of the reconfigurable fabric. This design uses the embedded PowerPC 
for transferring data between hardware cores, as in [7], and transferring data outside 
the embedded system, as in [1],
As shown in Chapter 3, the embedded software identifies when data is ready to 
be received from the preprocessing hardware. The data is then transferred to a user
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interface hardware core. The RS-232 serial connection on the DREAM board, seen 
in Figure 1.2, is used for basic user input and output.
Chapter 5 discusses embedded software that manages the way packets, which are 
received by the gigabit ethernet, are treated. The response to the gigabit ethernet 
is formed by the embedded software, depending on the configuration which has been 
selected through the user interface.
1.2.4 External Software
Given that there is no display or keyboard on the DREAM board, user interface 
with the board must occur through a general purpose computer connection. There are 
three possible connections on the DREAM board. The least complicated connection 
is through the JTAG connector which is used to program the FPGA. This connection 
is used primarily for configuration, initial programming for the PowerPC, and some 
troubleshooting.
The RS-232 is connected to the embedded processor on the FPGA and simple 
interface software can be used on the General Purpose computer to interact with the 
DREAM board, through the use of Hyperterminal. This connection is described in 
Chapter 3 to control the data collection and to show the data which is being collected.
The serial connection is also described in Chapter 5 for basic ethernet control 
and troubleshooting. A separate C # program is developed to control communication 
between the general purpose computer and the gigabit ethernet connection on the
DREAM board.
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1.3 Innovative Contribution
In this thesis, a custom hardware system is designed to provide a reconfigurable 
platform for stand-alone data processing. An approach to designing PC board power 
distribution is described in Chapter 2. Also, custom logic is designed in VHDL 
to characterize a digitized RF signal in Chapter 3. This is accomplished through 
generating multiple parallel logic blocks. Finally, a Multi-Gigabit Transceiver (MGT) 
on a Xilinx VirtexII Pro is connected to a gigabit ethernet chip using an SGMII 
connection, which is described in Chapter 4.
1.4 Thesis Organization
This thesis documents the design of a custom reconfigurable platform for char­
acterizing and serializing multiple channels of RF sensor data for transmission to a 
general purpose computer. The presence of an RF signal and the amplitude of the 
signal are what is needed for the application.
In the following chapters, the system is described in detail. The design of the 
hardware is discussed in Chapter 2. This chapter discuses the physical connections 
on the PC board. Chapter 3 explains the design of the data preprocessing section of 
the design which occurs on the FPGA. The interface between the embedded processor, 
the FPGA, and the gigabit ethernet PHY is examined in Chapter 4. The packaging 
of the data for transmission on gigabit ethernet and the collection of the data on a 
standard desktop computer is described in Chapter 5. The results are seen in Chapter 
6 followed by a conclusion.
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CH APTER 2
Hardware Layout Descriptions and Considerations
For an eight channel RF data receiver to be feasible, layout considerations of the 
processing circuit are first explored. The characteristics of parallel data are discussed 
in Section 2.1, the power plane placement needs of the FPGA are discussed in Section 
2.2 and Section 2.3, and the hardware layout considerations of the ethernet portion 
of the design are discussed in Chapter 4.
2.1 General Purpose Input and Output Ports
The General Purpose Input Output (GPIO) ports are used to communicate data
from the RF sensors to the FPGA. Therefore the characteristics of the data must be
considered when placing copper traces on the board to connect the external signal to 
the FPGA. One problem that can manifest itself is crosstalk [9], which is described, 
along with the solution, in the following section. The content of the data is described 
in Chapter 3.
2.1.1 Crosstalk
Crosstalk is a noise phenomenon caused by electromagnetic coupling of digital 
signal paths. Because of this coupling, crosstalk is also referred to simply as noise 
coupling[9]. This phenomenon can occur between any two digital signal conductors 
that are acting, in an undesirable way, as transmitting and receiving antennas. The
9
traces discussed in this section run parallel to each other. The method of coupling 
experienced in this situation is magnetic coupling[9].
Digital data that is changing value on a conductor cause a corresponding current 
change. The voltage and current change on the conductor generate an electromag­
netic field that radiates from the conductor; this conductor becomes an unintentional 
transmitting antenna.
Other conductors in the vicinity of the transmitting conductor may act as unin­
tentional receiving antennas. These receiving conductors can be on the same signal 
layer or on an adjacent signal layer as the transmitting conductor. Figure 2.1 depicts 
the relationship between adjacent conductors on the same signal plane. The rate 
of current change within the conductors determines the transmission characteristics. 
The power intensity that reaches a point on the receiving conductor from a point 
on the transmitting conductor is characterized by Equation 2.1, also known as the 
radiation intensity of a point source equation [4], Where I  is the intensity observed 
at some point which is at a distance r from an emitting source with power Ps.
Using this equation, the relationship between signal traces is graphically depicted 
in Figure 2.1. It is clearly seen by the equation and the diagram that the power 
intensity being emitted by one conductor decreases by the square as the distance to 
the receiving conductor increases.
The effect of a digital signal radiated to a nearby conductor is complex. The 
intensity of the received noise is a function of data levels and data change rates and 
the physical materials involved. Equation 2.2 and Equation 2.3 are the constants of
10
Figure 2.1: Radiation Intensity of Signal Conductors
expected crosstalk [5]. Cm is the mutual capacitance and Lm is the mutual inductance 
of the adjacent traces. C and L are the capacitance per unit length and inductance 
per unit length of the trace, respectively. V is the amplitude of the original signal 
with a rise time of a and length I.
7(fc +  1)V (2.2)
where 7 =  and k = x
7(fc -  1) —  
[ia
where /12 = A?
(2-3)
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These Equations are used in [9] to show the relationship between the amount of 
crosstalk experienced on a trace and the physical dimensions of the traces and trace 
spacing. This is discussed further in the following section.
2.1.2 Trace Spacing
In this design, the traces which connect the GPIO to the FPGA are spaced such 
that changes in data do not cause noise to couple from one data signal trace to 
another. As seen in the previous section, the amount of power which is received by 
one conductor from another is directly related to the square of the distance between
the conductors.
The spacing between conductors is referred to by the width of an individual trace. 
In this design, the traces are 5mil wide, therefore, placing the conductors apart by 
5mil is referred to as IX spacing[5]. According to [9], there exists nearly 16% coupling 
between traces of this width at IX separation. Increasing the conductor spacing to 3X, 
or 15mil, spacing decreases coupling between adjacent conductors by approximately
a factor of four.
2.2 FPG A  Switching Needs
The power requirement of an integrated circuit is, in general, not constant. In 
integrated circuits, the current required by the circuit is dependant on the number of 
switching transitions that are occurring at any given time. The source and drain of 
integrated circuits are typically connected to both a power plane and a ground plane, 
respectively.
When the current required by a circuit from the power plane changes, the voltage, 
starting at the point of the current change, adjusts accordingly. Parameters which
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contribute to the characteristics of the voltage change are the physical size and shape 
of the power plane, rate of the current change (Eq. 2.4) and the amount of current 
change (Eq. 2.5). Where Vc is the voltage across a capacitance C due to the integral 
of the current f  Idt and VL is the voltage across an inductance L due to the change
in current
VL = L ^  (2.4)
Vc = ^ l  l i t  (2.5)
Power supplies in general, cannot react fast enough to eliminate fluctuations in the 
power plane caused by the changing current requirements of the FPGA switching[2]. 
It is therefore necessary to provide a mechanism by which these fluctuations can 
bypass a given circuit. This is primarily accomplished through the use of Bypass 
capacitors.
Bypass capacitors serve the purpose of directing noise that is present on the power 
plane, from any source, directly to ground, bypassing the switching components on 
the board. These capacitors are sometimes referred to as decoupling capacitors, 
as they couple the noise on the power plane to ground and decouple it from the 
components connected to the power plane. Characteristics of capacitors, in general, 
and bypass capacitors specifically are discussed in Section 2.3.1. The quantity of 
bypass capacitance necessary for this design is discussed in the following section.
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2.2.1 Design Requirements for Capacitance
The circuitry of the FPGA is split into several banks. Each bank consists of a 
set of power connections, a set of ground connections, and a set of I/O connections. 
There are eight general purpose banks on the FPGA. Different banks of the FPGA 
require different amounts of capacitance to protect against the noise due to switching.
The FPGA core power connections provide power to the internal logic of the 
FPGA and not the I/O functions. Also, there are auxiliary power connections on the 
FPGA as well. Xilinx recommends that one bypass capacitor be used for each pin 
connected to the power plane. Therefore, there are thirty 1.5V FPGA Core capacitors 
and sixteen 3.3V FPGA auxiliary capacitors.
When considering the general purpose banks, the number of capacitors needed 
is based on the number of I/O connections that are used as outputsfll]. Bypass 
capacitors are only necessary when pins are used as outputs because output drive 
current is supplied through the FPGA from the power plane.
The Xilinx reference design assumes that each I/O pin is used as an output. That 
assumption is revisited in this design process. The significance of using fewer capaci­
tors is discussed in Section 2.3. After analyzing each bank of the FPGA and counting 
the I/O pins which are connected as outputs, twenty-one of the eighty capacitors on 
the eight FPGA banks could be removed from the reference design. Table 2.2.1 shows 
the new capacitor requirements.
2.3 Frequency Distribution of Noise Suppression
As seen in the previous section, switching causes noise on the power planes. The 
speed at which this noise occurs is closely related to the speed at which the switching
14
Table 2.1: Comparison of Capacitor Usage in Reference Design and DREAM Design
Bank Reference D REAM
0 10 10
1 10 10
2 10 10
3 10 10
4 10 5
5 10 3
6 10 7
7 10 4
Total 80 59
Table 2.2: Selection of Bypass Capacitors based on Xilinx Suggested Valuesfll]
SuggestedRange SelectedValue PercentageofT otal
A70/J.F 1000^F 470/j,F 4%
1.0/zF 4.7^F 2.2fiF 14%
0.1//F 0.47/zF Q.lfiF 27%
0.01/zF 0.047//F 0.01/iF 55%
event occurs. In other words, a sharper transition of an output signal will cause a 
sharp voltage transient on the power plane. A simple frequency analysis of a step, 
seen in Figure 2.2, shows that the generated noise from the transition will have high 
frequency components.
This suggests the bypass capacitor network must be able to couple a wide band of 
noise transients to ground. In order to accomplish this, bypass capacitors of different 
values are chosen for the bypass network. Table 2.3 shows the Xilinx suggested 
implementation and the capacitors used in this design.
The selection of these capacitors differs from the reference design in that, all of the 
bypass capacitors in the reference design are 0.1/iF. The data in Table 2.2.1 is used
15
Figure 2.2: Frequency Analysis of a Step Function
along with the data in Table 2.3 to determine the correct number of which capacitor 
to use. The capacitor selections are shown in Table 2.3. The totals include the general 
purpose bank capacitors, Table 2.2.1 along with the FPGA Core capacitors and the 
FPGA Auxiliary capacitors mentioned in the previous section.
2.3.1 Bypass Capacitor
The Ideal capacitor model is an open circuit at low frequencies and zero impedance 
at high frequency. A real, or non-ideal, capacitor has parasitic properties which affect 
its behavior in the presence of high frequencies. The effect of this is unexpected 
behavior of the bypass capacitor network.
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Table 2.3: Selection of Capacitor Values
Capacitor V  alue PercentageU se
3.3V 2.5V 1.5V
Exact Actual Exact Actual Exact Actual
tfO pF 4% 1.2 1 1.8 2 1.28 1
2.2pF 14% 4.2 4 6.3 6 4.48 4
QApF 27% 8.1 8 12.15 12 8.64 9
0.01/tF 55% 16.5 17 24.75 25 17.6 18
Total 30 45 32
A capacitor can be modeled as an ideal capacitor in series with both an resistor and 
an inductor. The equivalent schematic drawing of a real capacitor is seen in Figure 2.3. 
The resistor represents a constant impedance experienced throughout the frequency 
spectrum. This resistance is also referred to as the Equivalent Series Resistance 
(ESR) and is the lower limit of the impedance of a capacitor at all frequencies. 
One source of this is the resistance found in the metal contacts and plates of the 
capacitor. Also in the real capacitor model is an inductor, in series. This parasitic 
inductance increases the impedance of the capacitor as frequency increases. This 
is known as the Equivalent Series Inductance (ESL) [9], The primary cause of this 
parasitic inductance is the capacitor package. The shape and size of the capacitor 
plates and the connections of the capacitor contribute to the capacitor ESL.
m n r n n
ESL C
w v
ESR
Figure 2.3: Equivalent Schematic of a Real Capacitor
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Table 2.4: Parasitic Values of Bypass Capacitors
C apacitorV alue Package E SL E SR
470pF Tantalum 3200pH 120mQ
2.2pF 0805 2300ptf 5.1mfi
O.lpF 0603 1990ptf IOItoQ
O.OlpF 0402 990pH 634mQ
The ESL and ESR are used in conjunction with the rated capacitance of a capac­
itor to determine the real response of the device. Equation 2.6 shows the effective 
impedance of real capacitor. Where Z  is the effective impedance of a capacitor C. 
It is clear in the equation that both the inductance and capacitance are frequency 
dependant.
Z =
1{ESR}2 T  2tt/  • ESL
2tt/ - C
(2-6)
Equation 2.6 is used to show the frequency response of the capacitors in this 
design. The ESL and ESR are values which are provided by the manufacturer of the 
capacitor. For example, according to the the 2.2/iF capacitor datasheet, the ESR 
of the capacitor is the minimum of the frequency response of the 2.2/iF capacitor 
as shown in Figure 2.4. It can be seen in the figure that the frequency at which 
the capacitor has the lowest impedance is near 2Mhz. The impedance at this point 
is equal to the ESR of the capacitor. It is then seen that the impedance begins to 
increases with frequency. This is a consequence of the ESL of the capacitor.
Table 2.3.1 lists the ESR and ESL for each type of bypass capacitor used in this 
design. The frequency responses of the 470^F, O.l/^F, and 0.01/zF capacitors are seen 
in Figure 2.5, Figure 2.6, and Figure 2.7, respectively.
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Figure 2.4: Frequency Response of 2.2/zF Capacitor
It is noted that lowest impedance of the 0.01/rF capacitor, seen in Figure 2.7, is at 
a higher frequency than the capacitors of higher values. These capacitors will react 
the fastest to power fluctuations.
2.3.2 External Influence of Bypass Capacitors Network
The geometry of the PC board, along with the values of the capacitors, contribute 
to the effectiveness of the bypass network. There are two significant ways in which 
this occurs. The first of which, component location, is the less significant, but still 
important. The lowest value capacitors, the 0.01/xF capacitors, are the fastest re­
sponders to switching noise on the power plane. The reason for this is the ESL of 
the small package size, as discussed in the previous section. It is for this reason that
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Figure 2.5: Frequency Response of 470//F Capacitor
they should be the closest to the power connections of the FPGA. Xilinx suggests 
that the lowest value capacitors are to be placed within one inch of their respective 
FPGA power plane connection [11].
Table 2.3 shows that there are sixty 0.01/iF capacitors which must be located 
within one inch of their respective FPGA pin, in order for the capacitors to be effec­
tive. It is also for this reason that the the need for capacitors is examined in Section 
2.2.1. Analysis of the output usage of the I/O banks, leads to approximately twelve 
fewer 0.01//F capacitors in the design versus using a capacitor for every power plane 
connection of the FPGA.
The design, shown in Figure 2.8, utilizes the PC board space directly under the 
FPGA. There are thirty capacitors under the FPGA. Also, the capacitor placements
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Figure 2.6: Frequency Response of 0.1/zF Capacitor
are prioritized. FPGA core capacitors have a higher priority then the capacitors on 
general purpose banks.
The second effect that board geometry has on the effectiveness of the bypass 
network is connection between the capacitor and the FPGA. The physical size of the 
individual capacitors, the connection to the board, and the connection to the FPGA 
affect the characteristics of the bypass network. In addition to physical capacitors, 
the copper of the power plane and the copper of an adjacent ground plane also form 
a capacitor. Because the insulation between board layers is not intended specifically 
as a dielectric, this is a relatively low capacitance.
The current bypass network consists only of O.lpF capacitors. Without taking into 
account the effect of the capacitance formed by the PC board layers, the spectrum of
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Figure 2.7: Frequency Response of 0.01//F Capacitor
frequency that will be bypassed around the FPGA will closely resemble the frequency 
response of an individual 0.1 /iF capacitor, seen in Figure 2.6
2.3.3 Analysis of Bypass Network
Considering the different influences on the bypass network, a composite model 
is developed to ensure that performance will be acceptable. A MATLAB script is 
written for this analysis. The distances, package sizes, and connection geometry are 
all taken into consideration. Figure 2.9 shows the results of this analysis. It can be 
seen that each set of capacitors contribute to bypassing a significant band of transient 
noise to ground.
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Figure 2.8: Bypass Capacitor Configuration
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CH APTER 3
Pulse Receptor Core
The Pulse Receptor Core (PRC), which is located on the FPGA, is required to 
collect radar pulse amplitude data and characterize it. The eight channels of input 
data are, for the sake of this design, identical. Therefore, the design for a single 
channel is described followed by the multiplexing of data.
The first requirement is to identify when the channel is active, i.e. when a pulse is 
detected. When a channel is active, the amplitude of the signal is captured. Finally, 
when the channel is no longer active, the PRC provides the time that the pulse arrived 
and duration, or width, of the pulse.
Another requirement for the design is to generate a thirty-two bit parallel control 
word and a signal to indicate that the control word is valid. The control word must 
be set for one microsecond. At which time, the data valid signal is asserted for 150
nanoseconds. This is discussed in Section 3.6
3.1 D ata Description
There are three global signals which are made available to the design. The first 
is a highly stable 10MHz clock. From this clock is derived a 50MHz clock. The 20ns 
period of the derived clock is the resolution required when measuring both the width 
of the pulse and the Time of Arrival (TOA) of the pulse. This will be discussed in
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more detail in Section 3.1.2. The second global signal is a global reset and the third 
global signal is a start signal. The start signal momentarily goes high, which defines
time zero.
3.1.1 Characteristics of Data to be Collected
Each of the eight channels of incoming data consist of an eight bit amplitude and 
data line which is high when a pulse is detected. In Figure 3.1, these signals are 
shown entering the channel on the left. The eight bits are the output of an Analog to 
Digital Converter (ADC). Data from an ADC will not be valid as soon as the pulse 
detected signal becomes active. The time required for an ADC to settle is referred to 
as the pipeline delay and is specific to the manufacturer of the individual ADC.
Characterization of the pulse includes the width of the pulse and the time at 
which the pulse arrived. These outputs are also seen in Figure 3.1. Both of these 
measurements are in seconds, measured as a quantity of clock cycles. The 20ns period 
of the 50MHz clock is used to measure the duration of the data. The design of this 
portion of the PRC is discussed in Section 3.3.
3.1.2 Global Time of Arrival Clock
From a highly stable 10MHz clock seen in Figure 3.2, a 50MHz clock is derived 
using a Xilinx Digital Clock Manager (DCM) module. The 50MHz clock is used 
to drive a thirty-eight bit counter. The least significant bit of this thirty eight bit 
counter will toggle every 20ns. The most significant bit of the counter will toggle 
approximately every 2250 seconds, as seen in Equation 3.1. This means that the 
clock counter will have unique values for approximately 90 minutes. The output of 
this counter is used to define the Global Time of Arrival (TOA) for each channel. The
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Figure 3.1: PRC Channel Block Diagram
experimental examination of the Global TOA are found in Chapter 6. The source 
code for this module is found in Appendix B.
Time M axim um
1
50MHz
* (238) =  2250sec (3-1)
Figure 3.2: Global Time of Arrival Generator Block Diagram
3.2 Am plitude Data Collection
When a pulse is detected (detect signal goes high), the input signal amplitude 
is captured. This is accomplished by latching the eight bits of amplitude, on the
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GPIO, in the FPGA, synchronous to the derived 50Mhz clock. As stated before, the 
amplitude will not be valid immediately. A parameter, specific to the ADC used, can 
be set to delay the latching of the amplitude. An equation to determine how many 
clock cycles to wait before latching the ADC data is seen in Eq. 3.2.
20 ns
* settlingtime (3.2)
For example, if the ADC has a 100ns settling time then the ADC data will be 
valid 5 clock cycles after the pulse has been detected. This is seen in Eq.3.3.
1
20ns
* 100 ns = bclockcycles (3.3)
The method used to address the issue of settling time is discussed in the following
section.
3.3 Characterization of Pulse
As previously stated, a requirement of the PRC is to characterize the pulse which 
has been detected. The time that the pulse arrived and the length of the pulse are 
required by the application.
3.3.1 Pulse W idth
When the pulse arrives,the system begins measuring the pulse width with a 16 bit 
counter. The counter is clocked by the 50MHz clock, thus the resolution of the pulse
width counter is 20ns.
Furthermore, to prevent erroneous pulse detection due to glitches in the external 
circuitry, a detection parameter is added. The parameter, called the pulse width 
discriminator, is the minimum time of a valid pulse.
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There are three measurements starting at the same moment. When the pulse is 
detected: the starting point for the ADC pipeline delay, the pulse width discriminator, 
and the pulse width. This design identifies each of these measures with the sixteen 
bit pulse width counter and a state machine.
The inputs to the state machine, seen in Figure 3.3, are the clock, the pulse 
detected signal, and the value of the pulse width counter. When there is no pulse 
detected, the state machine is in a waiting state; the value in the pulse width counter 
is set to zero. Only a pulse detection causes the state to change to a pre-threshold 
state. In this state, the pulse width counter begins running. Every following positive 
clock edge causes, as long as the pulse detected signal is still active, a comparison 
between the value of the pulse width counter and both the pulse width discriminator 
and the ADC pipeline delay.
When the value of the pulse width counter is greater then the pulse width dis­
criminator, the state machine enters the post-threshold state. If the pulse detected 
signal becomes inactive before the threshold is reached, then the state machine clears 
the pulse width counter and returns to the wait state. When the value of the pulse 
width counter becomes greater then the ADC pipeline delay, the state machine enters 
the measuring state. A signal is asserted during the transition into this state which 
causes the eight bit value of the ADC to be latched into a register and allows the 
pulse width counter to continue to count.
It is assumed that any momentary fluctuation or glitch, which could possibly cause 
a false signal detection, will be shorter then the time required for the ADC to settle.
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Figure 3.3: PRC Channel State Diagram
During the clock cycle that the pulse detected signal becomes inactive, the value 
in the pulse width counter is captured in a register. The amplitude of the pulse and 
the duration of the pulse are, also, temporarily stored.
3.3.2 Tim e of Arrival of the Pulse
During the wait state, a Time of Arrival (TOA) register is left cleared. During 
the clock cycle that transitions the state machine into the pre-threshold state, the 
thirty eight bit value of the Global Time of Arrival Clock is registered into a Time of 
Arrival (TOA) register. If the state machine transitions back to the wait state before
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entering the post threshold state, the signal which resets the pulse width counter also 
clears the value of the TOA register. When the state machine leaves the measuring 
state, the value of the TOA register along with the other characterized and collected 
data waits in registers to be collected.
3.4 Channel M ultiplexing
Each of the eight channels provides 62 bits of data to define a pulse. There are 
38 bits used to identify the Time of Arrival. There are 16 bits to identify the Pulse 
Width. And, there are 8 bits to identify the Amplitude of the pulse. Additionally, 
three bits are used to represent from which channel data had originated. The use 
of this data is shown in more detail in the next section. Figure 3.4 shows a block 
diagram of the eight PRC channels and the multiplexer.
Simple multiplexing of the collected data using the valid signal from the individual 
channel corresponds to data being collected in reference to the 50MHz clock. This is 
seen in Figure 3.5. Along the bottom of the figure, the pulse detected (referred to in 
the Figure as Video) signals become active for arbitrary periods of time. When the 
detection signal is de-asserted, the amplitude, width, and time of arrival of each pulse 
along with the channel address is seen on each of the Test busses in the Figure. Since 
the data from each channel is held in a register until it is collected by the PowerPC, 
the case of two channels becoming inactive at the same time is addressed through 
priority encoding of the data valid signals.
To insure that the data from all eight channels is captured, a faster clock is used for 
multiplexing. The 100MHz clock which is used for the PowerPC is readily available. 
This design operates the multiplexer using this 100MHz clock. Using the PowerPC
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Figure 3.4: PRC Channel Data Multiplexing Block Diagram
Multiplexer
/
/
clock also reduces potential signal registration issues. While the data waiting to enter 
the multiplexer is subject to change with the 50MHz clock, it can be collected at twice 
the rate at which it changes. This provides a theoretical minimum for the pulse width 
discriminator which is shown in Equation 3.4. If every channel has data waiting, 
as long as a pulse is greater then eight 100MHz clock cycles, the data from each 
channel can be collected without any data being over written. The eight 100MHz 
clock cycles corresponds to 80ns or a pulse width discriminator of 4. This situation is 
simulated in Figure 3.6. In the simulation, all pulse detected signals, labeled Video in
32
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Figure 3.5: PRC Channel Data Collection Simulation
the simulation, are simultaneously asserted for five 20ns clock cycles. After 100ns, the 
signals are simultaneously de-asserted. It is seen in the simulation that the amplitude, 
the channel, the pulse width, and the time of arrival of each channel is present on 
its corresponding bus for one clock period. The data generated from all channels is
collected in 80ns.
Discriminatorpw * —rr~ = Channels * —— (3.4)Clki
Discriminator pw * — 8 * ———50MHz 100MHz
Discriminator pw =  4
VHDL code which instantiates this design is found in Appendix B. In Figure 3.6
is the simulated behavior of this module.
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Figure 3.6: PRC Channel Data Multiplexing Simulation
3.5 Packet Forming
The pulse data is collected from the PRC data collection core by the PowerPC. 
The data collection core is embedded in a Xilinx provided Onboard Peripheral Bus 
(OPB) wrapper. This wrapper contains all the signalling overhead required by the to 
communicate with the Power PC through the OPB. Thirty-two 32 bit registers are 
available as the primary method of communication between data collection core and
the PowerPC.
The lower 32 bits and the upper 30 bits of the 62 bit data word are placed into 
consecutive registers. Which two registers is dictated by the three bits discussed in 
the previous section that denote from which channel the data originated. The data 
valid signal asserted by an individual channel is used to inform the PowerPC that
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Table 3.1: Comparison of Capacitor Usage in Reference Design and DREAM Design
Register Address Contents
00000 Channel 1 bits 62-32
00001 Channel 1 bits 31-0
00010 Channel 2 bits 62-32
00011 Channel 2 bits 31-0
00100 Channel 3 bits 62-32
00101 Channel 3 bits 31-0
00110 Channel 4 bits 62-32
00111 Channel 4 bits 31-0
01000 Channel 5 bits 62-32
01001 Channel 5 bits 31-0
01010 Channel 6 bits 62-32
01011 Channel 6 bits 31-0
01100 Channel 7 bits 62-32
01101 Channel 7 bits 31-0
onio Channel 8 bits 62-32
01111 Channel 8 bits 31-0
the 62 bit pulse data from the channel is valid and can be collected. Table 3.5 shows 
the register mapping.
3.6 Control Word Generation
Three functions are required for proper generation of control words. An overview 
of the control design is seen in Figure 3.7. The value of the control word, to be asserted 
by the design, originates from a general purpose computer and is communicated to 
the design through an ethernet connection to the PowerPC. Design of the ethernet 
communication system is described in Chapter 4. The command word in the PowerPC 
is then transmitted out through the GPIO connection.
A custom hardware core is designed for the FPGA and is connected to the Pow­
erPC through the OPB bus. This interface uses shared registers between the PowerPC
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Figure 3.7: Control Word Generation Block Diagram
and the control word generation core. Using these registers, this core is required to 
set and hold the thirty-two bit command word and data valid signal according to 
the design specification. Designing a state machine is chosen to accomplish this task. 
Figure 3.8 is a state diagram of the simple controller state machine. During the Wait 
for Data state, all outputs of the control word generator are disabled. The state 
machine waits for a PowerPC shared register to change, indicating a control word 
is ready to be asserted. Once a register changes, the control word generation core 
registers the data from the register and state machine transitions into the Data on 
Bus state. During the this state, the control word generation core asserts the value, 
registered during state transition, on the GPIO connection.
During the Data on Bus state, the asserted value must be held for l/rs. To 
accomplish the correct duration, a 7-bit counter is used with a 100MHz clock, a 
period of 10ns. The counter output counts to 99 and asserts a signal on the next 
clock to indicate l/rs has passed. A different value must be calculated if another 
clock frequency is the input for the counter. The signal indicating that 1/xs has 
passed causes the state machine to transition into the Data Valid state.
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150nS has Passed
Figure 3.8: Control Word Generation State Diagram
During transition into the Data Valid state, the Data Valid output of the control 
word generation core is asserted. This signal is to be asserted for 150ns. To accomplish 
the correct duration, the output of the previous counter, which indicated that 1/is 
had passed, is used to indicate and additional fourteen 10ns clock cycles have elapsed. 
On the next clock cycle, a signal indicating that 150ns has passed is asserted, which 
causes the state machine to transition back to the wait state, resetting the clock
counter.
The VHDL code for this module can be found in Appendix B. The experimental 
results are found in Chapter 6.
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CH APTER 4
Gigabit Ethernet Physical Layer Interface to the FPG A
The DREAM board design includes a Quad lO/lOO/lOOOBase-T PH Y with an 
SGMII/SerDes MAC interface manufactured by VitesseflO]. The PHY is used to 
interface the signalling and timing of gigabit ethernet with a given design. In this 
design, the PHY uses the Serial Gigabit Media Independent Interface(SGMII) to 
communicate with the FPGA. This is seen in Figure 4.1. The SGMII connection in 
the FPGA is through the Multi Gigabit Transceivers (MGT) on the VirtexII. Inside 
the FPGA, the SGMII connection to the MGTs are managed by the use of a RocketIO 
core [14].
A bridge core exists which can connect a SGMII device with a Gigabit Media 
Independent Interface(GMII) device. This is labeled as the ”GMII to SGMII Bridge” 
in Figure 4.1. The GMII connection can be used by a Xilinx provided gigabit ethernet 
core. A Gigabit Ethernet Media Access Controller (GEMAC) core is used as the 
interface to the embedded PowerPC system. The GEMAC, in turn, connects to the 
PowerPC using the CoreConnect™ architecture[6]. Specifically, the Processor Local 
Bus (PLB) of the CoreConnect™ standard is used to connect the GEMAC to the 
embedded system.
There are also clocking and management considerations in the design seen in Fig­
ure 4.1. These will be discussed, in detail, in Section 4.3 and Section 4.4, respectively
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62.5M Hz
Figure 4.1: Block Diagram of Gigabit Ethernet
4.1 Layout Considerations
The Vitesse PHY is an external component chosen for the relatively few physical 
connections that are required for operation. The major connections of the PHY are 
the connections to the FPGA through SGMII and the connection to the ethernet 
magnetics. Both of these connections have relatively the same data width. However, 
the PHY generates ethernet frame data for transmission and removes ethernet frame 
data from received incoming ethernet frame data. This extra framing data is only 
present on the ethernet side of the PHY, which guided the decision to place the 
Vitesse PHY closer to the ethernet connection, making this a shorter path.
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4.2 Gigabit D ata Path Interconnections
With the exception of the PHY, the majority of the gigabit ethernet component 
of the design resides in the FPGA. The endpoints for the FPGA design are the PLB 
of the PowerPC and the RocketIO pin connection. The FPGA design occurs in 
two environments. Xilinx Integrated Software Environment(ISE) is used to develop 
the overall FPGA design. In the ISE design is the SGMII to GMII bridge core 
and the RocketIO core and the embedded system core. The embedded system core 
is developed using Xilinx Embedded Development Kit(EDK). In the EDK project 
is the PowerPC, the processor interconnection busses, the RS-232 UART, and the 
GEMAC. The following sections describe the components in the FPGA.
4.2.1 Embedded System  with GEMAC Core
The GEMAC core, however, is capable of connecting through either a Ten Bit 
Interface (TBI) or a Gigabit Media Independent Interface(GMII). For this design, 
the GMII interface is chosen because there is not an apparent connection made be­
tween the GEMAC core and the PHY using the TBI interface. The GEMAC core is 
connected to the RocketIO by means of a GMII to SGMII bridge. This bridge is a 
LogiCORE core, which is available from Xilinx[14].
The embedded portion of the design is developed with the Xilinx Embedded Devel­
opment Kit (EDK). The embedded system interconnects the on-chip FPGA with sys­
tem peripherals. These peripherals include the RS-232 UART through the Onboard 
Peripheral Bus (OPB) core and the GEMAC. The GEMAC is implemented using a 
standard Intellectual Property (IP) core provided by Xilinx. The specific core is the 
PLB 1-Gigabit Ethernet Media Access Controller (MAC) with DMA (vl.01a)[15].
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The PLB GEMAC has many different parameters which can be changed to suit 
the need of the designer. In this design, most of the default settings are acceptable. 
First, the GEMAC core is set to utilize a Simple DMA interface. The other options 
are a simple FIFO or a scatter-gather DMA. The simple DMA allows drect access to 
the memory of the embedded system. This allows the data generated in the other 
hardware (i.e. the PRC) to be collected without being passed through the PowerPC. 
This configuration, versus the scatter-gather DMA, was selected because of the simple 
nature of the data which it would be collecting.
The Management bus is, by default, disabled. The management bus is very im­
portant to this design, as seen in Section 4.4. The GEMAC core is the master of 
the management bus, on which the SGMII to GMII bridge and the PHY connects. 
Once the management interface is configured to be instantiated in hardware, the 
management bus clock must be set. The management bus clock is derived from the 
primary GEMAC clock. Also, the management bus clock must be less then 2.5MHz. 
A divider parameter is set in the GEMAC core to generate this clock. Equation 4.1 
shows the derivation of the requirement for the management clock to greater then 
the binary value Obi 1000. The value Obi 1010 satisfies this criterion and was selected. 
Equation 4.2 shows that the actual clock frequency of the management interface is 
approximately 2.4MHz.
125MHz
2.5MHz >
(ClkDivider +  1) * 2 
(ClkDivider +  1) * 2 > 50
(4.1)
ClkDivider + 1 > 25
ClkDivider > 24
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ClkDivider > 0611000
C lo c k M  I I  m  —
ClockMiiM =
125MHz 
(0611010 +  1) *2 
125MHz
r ~  52
(4.2)
ClockMnM ~  2AM Hz
4.2.2 GM II to SGMII Bridge
Between each PHY channel and each GEMAC core, there must be a bridge 
to connect SGMII to GMII. This is accomplished using the Ethernet 1000BASE-X 
PCS/PMA or SGMII v8.0 core from Xilinx.
The Xilinx core is implemented through the use of ISE. As expected by the use 
of the word or in the title of the core, a parameter must be set to enable the SGMII 
communication bus. This also disables the 1000BASE-X PCS/PMA components of 
the core. Also, clock tolerance complient with ethernet specification was selected.
4.2.3 SGM II over RocketIO
The RocketIO v8.0 core provided by Xilinx is used to allow the SGMII connection 
to be external to the FPGA. The primary use of this core is ensure that the SGMII 
data leaving the FPGA is correct to the standard. There are several parameters 
which must be set when configuring the RocketIO core.
The voltage swing of the differential data is set to be 600mV. This is parameter 
is set to be equal to the voltage swing expected by the Ethernet PHY. The PHY 
setting will be discussed in Section 4.4. A data width of one byte is selected; two 
bytes is the default value. The data width is dictated by the SGMII to GMII bridge.
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The encoding for the RocketIO core is set to Static encoding control: Enable 8B/10B 
encoding with a pre-emphasis of 20%. Also, CRC is disabled for both the transmitter
and the receiver.
4.3 Gigabit System  Timing Requirements
On the FPGA, the PowerPC, the PLB GEMAC, the SGMII to GMII Bridge and 
the RocketIO core all have different clock requirements. These clock requirements 
are satisfied through the use of a single 62.5MHz clock on the PC board and two 
Digital Clock Managers (DCM). A DCM is a core which is provided by Xilinx to 
derive clock signals from existing clock signals. The DCM is discussed in Chapter 3. 
Two clock managers are used because of the location, in silicon, of the PowerPC and
the RocketIO and the nearest location of a DCM.
The 62.5MHz clock signal is the input to each DCM. The PowerPC DCM is 
used only for the PowerPC. The DCM is configured such that the output drives 
the PowerPC at 125MHz. The other DCM is used to provide the clock signals to 
the remainder of the cores in the gigabit ethernet design. The doubled output of 
this DCM, 125MHZ, is provided to each of the gigabit ethernet cores in the FPGA. 
This output is also inverted. This is at the recommendation of the Xilinx design 
recommendation concerning the RocketIO [13].
The output of the DCM that is a stable representation of the input signal is 
connected to both the GMII to SGMII Bridge core and the RocketIO core. Also, the 
original 62.5MHz clock is also connected directly to the RocketIO core. This is at the 
recommendation of Xilinx [13].
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4.4 M anagement Interface
There is a management interface which exists in the GEMAC core, the SGMII 
bridge, and each of the four PHY channels on the Vitesse chip. The Management 
interface is used to set registers, which are internal to each device, to their required 
settings. The GEMAC acts as the master, or arbiter, of the management.
There are two similar types of management interfaces encountered in this de­
sign. The GEMAC utilizes a Media Independent Interface Management (MUM) 
type. MUM consists of a clock signal, a data output signal, a data input signal and 
a tristate control signal. Conversely, both the SGMII bridge and each of the PHY 
channels use a Media Dependent Input/Output (MDIO) type. MDIO consists of a 
clock signal and a tristate data signal for both input and output. Both types make 
packets of the management data in the same way.
The interconnection between the components on the Management Interface is 
straightforward. First, the MUM of the GEMAC, which is defined as the arbiter, 
provides the clock signal for all of the devices on the management bus. Next, the 
input and output are connected to a tristate connection, controlled by the tristate 
control signal of the MIIM.
The completion of this connection allows software code to be written for the 
embedded processor to manipulate the configuration registers of the SGMII bridge, 
and each of the PHY channels. Commands that are sent over the management bus 
start as settings written by the PowerPC to configuration registers in the GEMAC. 
There are two dedicated GEMAC registers for this connection, a control register 
and a data register. The control register, shown in Figure 4.2 controls whether the 
management operation will be a read or a write operation. Each device on the
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management bus is individually addressable. This address is between bits 2 and 
6 in Figure 4.2. Following the device address is the register address of the device 
which the data will be either read or written. Figure 4.3 shows the register by which
the sixteen bit data which will read from or written to the addressed device on the
management bus.
□Z Device Addr I Register Addr Reserved
Figure 4.2: Management Control Register
Reserved Register Data
Figure 4.3: Management Control Register
4.4.1 PH Y  Channel Configuration Register Settings
On the Vitesse PHY, there are four gigabit ethernet PHY devices. Each of these 
devices are addressable through the management interface. The four PHY devices are 
addressed individually using the two least significant bits of the management address. 
The most significant three bits are set to ’000’ by default but can be changed through 
setting a management register in the PHY device.
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Table 4.1: Default Representation of LED Indications
LEDLocation Representation
Connector Right 
Connector Left 
On PC Board 1 
On PC Board 2
LinklOOO 
Link/Activity 
Duplex/Collision 
Link/ Activity
There are forty-eight addressable management registers accessible for each PHY 
device. The PHY management registers control the operating characteristics of the 
PHY device. The way in which the PHY connects with external ethernet devices 
is subject to the register settings. The allowed or forced speed of the connection or 
the ability for the PHY to autonegotiate a speed can be defined by register settings. 
The representation of the LEDs, which are connected to the PHY, can also be set 
using the management registers. Table 4.4.1 lists the default settings for the LED
indications.
The management register settings of the PHY devices not only customize the 
device, but operation of the device is not possible without changing default register 
settings. One register in particular contains a default value which effectively disables 
the signal detected signal, a signal which is necessary for the GEMAC on the FPGA
to know that a link has been established.
Using the management interface, configuration registers in each of the four PHY 
channels can be read and/or set. All of the settings in these registers affect the 
operational characteristics of an individual PHY channel. This is inherent in the 
way in which data is prepared to be transmitted across the management bus as each
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command sent is addressed to a particular device as demonstrated previously in Figure
4.2.
Registers can also be set to cause the PHY to return each packet that it receives[10]. 
This loopback mode can be used to test the functionality of the external ethernet con­
nection. This scenario requires, of course, two ethernet PHY devices. The source code 
which uses this functionality to verify the external connection is found in Appendix
B.
After the electrical functionality is verified, generic packets can be generating 
through the use of another management register in the PHY. An automatic packet 
generater exists in the each PHY device and can be set to send valid or invalid data 
packets from the PHY device. The source code which uses this functionality is also 
found in Appendix B. Further discussion of valid and invalid packets is found in 
Chapter 5.
4.4.2 SGM II Bridge Configuration Register Settings
The SGMII bridge is also connected to the management interface. The address of 
the SGMII bridge core is explicitly defined in the VHDL code which instantiates it. 
This design only utilizes one PHY connection and, therefore, only one SGMII bridge 
which has been given the arbitrary address of six (00110).
In the documentation for the core, the management interface is said to be optional[14] 
However, without access to the settings in the management interface, the selected gi­
gabit ethernet PHY will not operate correctly. The default value of the SGMII control 
register configures the SGMII core to electrically isolate SGMII logic from GMII logic 
[14], With this setting, the SGMII bridge cannot operate correctly.
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CH APTER 5
Ethernet Software
Once the physical electrical connections for the gigabit ethernet have been es­
tablished, the data communicated on the ethernet channel is considered. Ethernet 
communication occurs in layers. With the exception of the outermost layer, each 
layer of ethernet communication is encapsulated by the layer above it [3]. The outer­
most layer is referred to as the Physical Layer. This layer is the electrical connection 
discussed in Chapter 4. Inside the Physical Layer is the Data Link Layer. This layer 
is implemented in the design by the use of the ethernet data structure. This is de­
scribed in Section 5.1. Within the Data Link Layer is the Network Layer. This layer
is discussed in Section 5.2.
5.1 Ethernet Packet Structure
The Data Link Layer is implemented through the use of the ethernet data struc­
ture. In each ethernet packets there are seven fields. The data in each field is 
referenced in sets of eight bits, called octets. [3]. Figure 5.1 show the basic ethernet 
packet. The first field, which is seven octets, is the preamble, followed by a start of 
frame delimiter (SFD) octet. These fields denote the beginning of an ethernet frame. 
The following field is the MAC address to where the packet is being sent, followed 
by the MAC address from where the packet originated. Both of these fields are six 
octets long.
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| Preamble | SFD | Destination | Source | Length/Type | Data
13 140 6 7 8 19 20 27 28 N-4 N-3 N
Figure 5.1: Structure of Ethernet Packet
The field that follows the address fields is the Length/Type field. This two octet 
field can either hold the length of the ethernet packet or the type of protocol used 
in the Network Layer encapsulated in the packet. The next field is the data field, 
which can be 46 to 1500 octets in size [3]. The data field contains the Network Layer 
packet or raw data, depending on the value of the Length/Type field. The final field 
in the ethernet frame is the Frame Check Sequence (FCS) which contains a checksum
to check for errors in transmission.
5.1.1 Internet Protocol (IP) Packet Structure
Internet Protocol (IP) is one protocol that is used in the third layer of ethernet 
communication, the Network Layer. It is the primary mechanism for communicating 
arbitrary data in this design. Figure 5.2 shows the IP packet structure. The data in 
the IP packet diagram is referenced in bits.
The first four bits of an IP packet identify which version of the Internet Protocol 
packet. In this design, version four packets are used exclusively. The next four bits 
of the header identify the number of 32 bit words in the header. In this design, all 
IP packet headers have five 32 bit words. The following eight bits identify the Type 
of Service, which communicates the priority of the packet. Bits 16 to 31 are the 
number of bytes in the entire packet. The second 32 bit word, starts with an eight
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bit identification of the packet, if it is part of a sequence of packets. The remainder 
of the 32 bit word is used for flags.
IP
Version
Header
Length
Type of
Service
Total
Length
ID Flags Time
to Live
Protocol Header
Checksum
Source
IP
Destination
IP
IP
Options
Data
0 3 4 7 8 15 16 31 48 63 64 71 72 79 80 95 96 127 128 160 161 191 192
Figure 5.2: Structure of Internet Protocol Packet
Starting at the sixty-fourth bit, the third 32 bit word, is the eight bit Time to 
Live field, which decrements each time the packet is relayed. When the counter 
reaches zero, the packet is discarded. An eight bit protocol field follows, identifying 
the protocol contained in the data. Then a sixteen bit checksum for the header 
completes the 32 bit word. The 32 bit source IP address and the 32 bit destination
IP address are the fourth and fifth word in the header. A sixth 32 bit word is available
for IP options, but is not used in this design. The remainder of the IP packet is data
which it contains.
5.1.2 A R P
In order for the ethernet connection on the DREAM board to interact with other 
systems for IP communications. The DREAM board must be associated with an IP 
address. Since the IP address is not known, another Network Layer protocol must be 
used. The manor in which address assignment is accomplished is through an exchange 
of Address Resolution Protocol (ARP) packets with other connected systems. The 
structure of an ARP packet is seen in Figure 5.3.
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Hardware
Type
Protocol
Type
Hardware
Address
Length
Protocol
Address
Length
Operation Sender
Hardware
Address
Sender
Protocol
Address
Target
Hardware
Address
Target
Protocol
Address
0 15 16 31 32 39 40 47 48 63 64 111 112 143 144 192 193 223
Figure 5.3: Structure of ARP Packet
The ARP packet structure is 224 bits long. The first sixteen bits identify the 
Hardware Type being used. In this case, this is ethernet. The second sixteen bits are 
the Protocol Type. This is used to identify which protocol type is being referenced. 
The next eight bits identifies the length of the hardware address. In this case, 48 bits
for the MAC address.
This is followed by eight bits to identify the length of the protocol address. In this 
design, this is 32 bits for the IP address. Eight bits follow to identify the Operation 
being executed. Starting at the sixty-fourth bit is the 48 bit MAC address of the 
sender, followed by the 32 bit IP address. Finally, the 48 bit MAC address and the 
32 bit IP address of the target of the packet.
5.1.3 ICM P
It is desired to communicate control messages as well. A ping exchange is one 
example of a control message and is accomplished through the use of the Internet 
Control Message Protocol (ICMP) protocol. ICMP is part of the IP suite [3]. As 
such, an ICMP packet occurs within an IP packet, starting after the fifth 32 bit 
word, discussed in the previous section. The ICMP packets in this design are used 
specifically for echo type packets. The structure of an ICMP echo packet is seen in 
Figure 5.4.
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0 7 8 15 16 3132 48 49 63 64 96
Figure 5.4: Structure of ICMP Echo Packet
| Type | Code | Checksum | Identifier J Sequence Number | Optional Data |
The first eight bits of the ICMP packet identify the type of control message is 
being communicated. An eight bit code identifies any problems that may have been 
encountered during transmission. This is followed by a sixteen bit checksum. A 
sixteen bit identifier and a sixteen bit sequence number are generated by the system 
that forms the packet. This is to allow comparison of sent and received packets. This 
is used, in particular, during a ping exchanged, which is discussed in the following
sections.
5.2 Embedded Software
In order to facilitate communication between the design and a general purpose 
computer, data packets must be formed correctly. Also, certain packets must be 
generated by the DREAM board to initialize the data transfer and certain packets 
broadcast by the general purpose computer must be responded to correctly.
5.2.1 Communication Path Initialization
As previously noted, in order to communicate using IP the DREAM board must 
have an IP address. Software is written for the embedded PowerPC on the DREAM 
board to use an ARP packet which allows the DREAM board to identify itself by an 
IP address. This is accomplished by broadcasting an ARP packet from the DREAM
board.
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The packet is broadcast to all connections on the network by using the MAC 
address FF:FF:FF:FF:FF, an address reserved for broadcast [3]. This packet identifies 
the operation as being a Gratuitous ARP Request for an IP address. The desired IP 
address is identified in bits 112 to 143 of the packet. (Refer to Figure 5.3.) The use 
of this section of the design is found in Chapter 6 and the embedded C source code 
for this behavior is found in Appendix C.
5.2.2 Ping Exchange
The ping exchange is a basic method of verifying a channel of communication 
between two IP addresses. Because IP address are used, a ping can only occur after 
the DREAM board identifies itself with an IP address. Therefore, it must occur after 
the communication path, described in the previous section, has completed.
Ping requests and ping replies occur through the use of ICMP echo packets, de­
scribed in Section 5.1. The echo type of ICMP packet is used. Type 8 is an Echo 
Request packet, which is generated for a ping request, and Type 0 is an Echo Reply, 
which is generated for a ping reply [3].
Once the IP address of the DREAM board has been established, a ping packet, 
contained within an IP packet, can be generated to respond to ping requests. Software 
is written for the embedded PowerPC which generates this response. To generate a 
ping response packet, the DREAM board must identify a ping request packet. This 
packet contains the identifier and sequence number of the ping request. Responding 
to the request involves changing the type of echo packet from a request to a reply, 
copying the unique identifiers, and recalculating the checksum.
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In the IP layer of the ping response, the source IP address and the destination IP 
address are swapped and the header checksum is recalculated. The use of this section 
of the design is found in Chapter 6 and the embedded C source code for this behavior 
is found in Appendix C.
5.2.3 D ata Exchange
The IP packet structure is used to transmit arbitrary data from the DREAM 
board to a general purpose computer in this design. The Type of Service field is set
to raw data and data is inserted into the data field. The use of this section of the
design is found in Chapter 6 and the embedded C source code for this behavior is 
found in Appendix C.
5.3 Third-Party Software
The most appealing aspect of using a general purpose computer is the fact that, 
for most tasks, software has been developed by a third-party. For this design, the 
general purpose computer uses Windows XP operating system.
5.3.1 W indows X P Network Interface Software
The Windows operating system has extensive network communication capability. 
Unfortunately, the methods and mechanisms of Windows ethernet communications 
are not user controllable. There are, however, useful tools for use with Windows XP, 
which allow for a more detailed interaction with the network of the computer.
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5.3.2 W ireShark
In order to analyze the data traffic occurring on the ethernet connection, a piece 
of commercial software, by the name of WireShark, is used. WireShark is an open 
source network protocol analyzer. Each ethernet packet on the network controller of 
the general purpose computer, including those generated by the computer, is displayed 
by the WireShark program.
5.3.3 Ethernet Traffic
An example of the traffic experienced on the ethernet connection is seen in Fig­
ure 5.5. The Figure shows the activity on the channel when the DREAM board is 
connected to the general purpose computer during initial communication. It is seen 
in the Figure that, upon connection, the computer transmits an ARP packet. The 
second, third, and fourth line show the general purpose computer initiating a Gra­
tuitous ARP Request for the IP address 169.254.226.21. There is no response from 
other computers on the network. The source, shown in WireShark, is then changed
to this IP address for further transactions.
Following the request of IP address, there is more activity by the computer. These 
exchanges are the Windows XP computer identifying itself to the network [3].
5.4 General Purpose Computer Software
A simple C #  program is designed to provide an demonstrate the ethernet com­
munication link between the DREAM board and the general purpose computer. The 
interface window is seen in Figure 5.6. There is a text window which is used to display 
the status of the TestBed and small amounts of data. There is also a button to send
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Figure 5.5: WireShark View of Ethernet Controller Traffic
a send command to the DREAM board. The DREAM TestBed also provides this
send command to the board and then waits to receive data. This is discussed in the 
following section. The source code for this simple TestBed is found in Appendix D.
5.4.1 Data Transfer
Another function of the DREAM TestBed application is to initiate data transfer 
between the design and the general purpose computer. This is done by means of the 
TestBed transmitting a packet of data containing a send code. This send code, when 
received by the DREAM board initiates the transfer of test data to the computer. The 
data is configurable and is set to be an incremented sequence of 1024 bytes starting 
at zero. The data set is copies 1024 times forming a 1 megabyte packet. This packet 
is sent to the computer 1024 times.
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Figure 5.6: DREAM Board TestBed
The computer, expecting the data, counts the received packets. When the ex­
pected number of packets are received, the TestBed returns to the state where it is 
ready to send another send data signal.
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CH APTER 6
Results
The following sections demonstrate different aspects of the design. Section 6.1 
discusses the results of the Pulse Receptor Core design on the DREAM board. Section 
6.2 discusses the results of the Ethernet design on the DREAM board.
6.1 Pulse Receptor Core Usage
The Pulse Receptor core, described in Chapter 3, is demonstrated in the following 
sections. The behavior of the Pulse Receptor core on the DREAM board is controlled 
through a HyperTerminal interface, described in the following sections.
6.1.1 Global Tim e of Arrival
The Global Time of Arrival (TOA) Generator is is designed to maintain the num­
ber of clock cycles which have passed since the beginning of operation. Figure 6.1 
shows the output of fourteen lowest bits of the 38 bit TOA output, as well as the 
10MHz signal, located at the bottom of the Figure, which is used to drive the TOA
Generator.
Along the bottom of Figure 6.1 are measurements made by the oscilloscope. On 
the left, labeled Freq(7?o), is the frequency of the lowest bit of the TOA Generator. 
The frequency, 25MHz is the expected value since each half of the cycle represents 
one cycle of the 50MHz clock. In the center, labeled Freq(I?2), is the third lowest bit
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Figure 6.1: Global Time of Arrival Generator Experimental Measurement
of the TOA generator and is 6.25MHz, as expected. Finally, labeled Freq(2)on the 
left, is a frequency measurement of the input 10MHz clock signal.
6.1.2 DREAM  Machine Test Set
For development purposes, a signal generator is provided to provide signals to 
the DREAM board which simulate possible RF sensor signals. This test set, shown 
in Figure 6.2, generates eight channels of simulated eight bit sensor data along with 
the associated Pulse Detected Signals. Each channel of the signal generator can be 
activated separately and is configurable. The pulse width of each channel and the 
repetition rate is set on the front of the test set.
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Figure 6.2: DREAM Machine Test Set
6.1.3 Reception of Pulse
To demonstrate the operation of the PRC Data Collection core, a pulse is gen­
erated by the DREAM Machine Test Set. Channel 1 is shown in Figure 6.3. The 
pulse on Channel 1 is set to generate a pulse with a duration of A C, the hexadecimal 
representation of 172. (AC)i6 =  (172)io-
Once the pulse has been collected, the width, amplitude, and time of arrival of 
the pulse is collected by the PowerPC. Figure 6.4 shows the output of the pulse data 
from the PowerPC to the serial connection on the general purpose computer. It is 
seen that the pulse reported by the DREAM board is of the pulse width set by the
Dream Machine Test Set.
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Figure 6.3: DREAM Test Set with Channel 1 Set to a Pulse Width of AC
To demonstrate the pulse is being measured correctly, the Test Set is changed to 
generate a pulse of width 78, the hexadecimal representation of 120. (78)16 =  (120)10. 
This setting is seen in Figure 6.5 and the corresponding reporting by the PowerPC 
to the computer is seen in Figure 6.6.
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Figure 6.4: HyperTerminal Display of DREAM Board Receiving a Pulse on Channel 
1 with a Width of AC
The results shown in Figure 6.4 and Figure 6.6 are representative of the results 
experienced when generating pulses on the other channels.
6.1.4 Generation of Control Word
The desired Control Word is entered into the DREAM board by using HyperTer­
minal to access the serial connection. Figure 6.7 shows the HyperTerminal interface 
used to set the command word being generated by the Control Word Generator. It 
is seen that the 32bit code word which is generated is (12458635)16.
To demonstrate the operation of the Control Word Generation portion of the PRC 
core, on oscilloscope is connected to the GPIO pins to display the control word and 
valid signal. The eight most significant bits and the eight least significant bits of the
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Figure 6.5: DREAM Test Set with Channel 1 Set to a Pulse Width of 78
32 bit control word and the Data Valid signal are measured by the oscilloscope, as 
seen in Figure 6.8. Along the bottom of the oscilloscope display, in the Figure, is 
the hexadecimal value of the sixteen data lines. The measurement labeled X2(HEX) 
shows that the hexadecimal value 1235 is present, as expected. Also along the bottom 
of the display is the duration of the signals. The Control Word is present for lus and 
the Data Valid signal is active for approximately 150ns. This is in accordance with 
the specification for the design
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Figure 6.6: Hyper Terminal Display of DREAM Board Receiving a Pulse on Channel 
1 with a Width of 78
It is demonstrated that the requirements for the data collection have been achieved 
in this design. Also, the requirement for the generation of control data has also been
achieved.
6.2 Ethernet System  Dem onstration
The gigabit ethernet hardware, described in Chapter 4, is demonstrated through 
the use of the ethernet software discussed in Chapter 5. The behavior of the ethernet 
design on the DREAM board is controlled through a Hyper Terminal interface. The 
software that runs the PowerPC initializes the gigabit ethernet subsystem. Figure 6.9 
shows the output of the DREAM board during initialization. After the the software
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Bo«rd Hyper Terminal
Figure 6.7: HyperTerminal Interface for PRC Control Word Generation
executes a memory test, the SGMII is configured to be a 4 pin interface with autone­
gotiation enabled. The registers in the gigabit ethernet PHY channels are then set. 
In the Figure, the PHY channel that is being addressed is identified along with the 
specific register and the value to which the register is being set. PHY Channel is the
ethernet channel which is used in this demonstration. PHY Channel 6 is the SGMII
to GMII bridge.
6.2.1 Ethernet Packet Handling
After the DREAM board has been initialized, the capturing of an ethernet packet, 
which is the starting point of parsing the packet is demonstrated. This is seen in 
Figure 6.10. The organization of the captured ethernet packet is described in Chapter
5.
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Figure 6.8: PRC Channel Data Collection Experimental Measurement
Parsing the captured ethernet packet is then demonstrated. This is seen in Figure 
6.11. Besides the source address and destination address, the type of ethernet packet 
is shown as type 80 which identifies the packet as an internet protocol packet. Also, 
CRC-32 information is presented.
6.2.2 A R P Packet Exchange
In order for the desktop computer to be able to address the DREAM board, the 
DREAM board must respond to an ARP request from the computer to identify itself. 
Figure 6.12 shows the exchange which occurs. Line 1 and line 2 show the computer 
requesting to address itself as 169.254.162.21. Line 11 shows the broadcast from
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Figure 6.9: HyperTerminal Display of DREAM Board Initializing
the computer asking Who has 169.254-162.10. Line 13 shows the DREAM board 
answering the request with a Gratuitous ARP for 169.254-162.10 (Request).
6.2.3 Ping Exchange
Figure 6.13 shows a ping request being initiated by the general purpose computer 
and the time it takes for the DREAM board to return the ping.
Figure 6.14 shows the packets which are generated by the general purpose com­
puter during the ping request and the packets which are returned by the DREAM 
board. Lines 1, 3, 5, and 7 show the ping request being generated by the computer 
and lines 2, 4, 6, and 8 show the reply from the DREAM board to the ping requests.
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Figure 6.10: HyperTerminal Display of DREAM Board Printing the Next Ethernet
Packet Received
The response of the DREAM board to the ping request is displayed on the Hy­
perTerminal interface. Figure 6.15 shows the parsing of each ping packet that is
received.
6.2.4 Ethernet D ata Transfer from the DREAM  board
The software running on the PowerPC is configured to generate 1024 packets, 
each containing 1024 bytes, as disused in Chapter 5. The data is generated and 
transmitted by a command generated by the DREAM TestBed software running on 
the desktop computer. For this demonstration, the command word A9 is used. Each 
data packet received by the DREAM TestBed is counted. When the 1024 data packets 
are received, the textbox in DREAM TestBed is updated to show the reception of
68
Figure 6.11: HyperTerminal Display of DREAM Board Parsing an Ethernet Packet
the packets, as seen in Figure 6.16. It is seen in the Figure that all 1024 packets are
received.
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Figure 6.16: DREAM TestBed After Receiving Data From DREAM Board
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C H A PTER  7
Conclusions & Future Work
In this thesis, an RF signal processing system is designed. The system collects 
high speed parallel data and serialize it for collection by a PowerPC. The system 
also transmits serialized data to a general purpose computer using a gigabit ethernet
connection.
The system collects RF sensor pulse data from eight 8-bit sensors and characterizes 
the pulse. This is accomplished through the use of an FPGA based data collection 
design. This system also serializes the data, through the use of a multiplexer, to the 
PowerPC on the FPGA. The PowerPC sends serialized data through the ethernet 
connection to a desktop computer.
However, before designing the data collection portion of the design, electrical 
aspects of the DREAM board are addressed. These aspects of DREAM board design 
include noise on the power planes and the location and the spacing of components
and interconnections.
In the thesis, a gigabit ethernet communications core is also designed. The core 
is designed to transfer data from a PowerPC on the FPGA to a general purpose 
computer. This is accomplished through the placement and connection of a Vitesse 
Gigabit ethernet PHY. Once the electrical connections are made, the communication
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methods are developed. This includes ethernet frames, IP packets, ARP packets, and 
ping exchanges.
7.1 Future Work
The completion of all objectives for this project is not completed by this design. 
The transfer of data between the Pulse Receptor Data Collection Core and the eth­
ernet core is not complete. There are three areas which need to be further developed 
to accomplish the end goal.
The first area is the design of software to interface efficiently between the PowerPC 
and the ethernet controller. This interface needs to accommodate any type of ethernet 
packet received and react accordingly. A method to accomplish this is through the use 
of a light weight operating system operating on the DREAM board, such as Linux.
However, an on-board operating system requires more memory then is available 
on the VirtexII FPGA. This leads to the the second area which needs to be addressed, 
off-chip memory. There is a DDR2 memory module available on the DREAM board. 
This current design does not utilize this memory. The off-chip memory would allow for 
the use of a basic operating system on the DREAM board. A Linux operating system 
could be configured to provide the necessary ethernet packet handling mechanism 
needed to communicate with a general purpose computer.
After an operating system is operational on the DREAM board with connectivity 
to the ethernet controller, the third and final area is designing the software required 
to transfer data between the Pulse Receptor Core and the ethernet. Along with 
the Pulse Receptor Core and associated controller, an embedded program for the
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operating system can be developed which transmits the Pulse Receptor Core packets 
to a general purpose computer.
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A PPE N D IX  A
MATLAB code
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IDAL Bypass2.m
7.7.7. IDAL PC Board Bypass lay o u t
c lo se  a l l ;  c le a r  a l l
freq u en c y _ p o in ts  = 1001;
f= lo g sp a c e (0 ,1 2 ,f re q u e n c y _ p o in ts ) ;
w = 2 * p i.* f;
L_Via = 1000e-12;
L_Plane = 205e-12;
Cl_Qty = 4;
C2_Qty = 14;
C3_Qty = 27;
C4_Qty = 55;
choose th e  f i r s t  bank RLC param eters  
Cl = 470e-6;
ESL.Tant = 3200e-12;
ESR.Tant = 0 .12 ;
LI = ESL_Tant + 2*L_Via + L_Plane;
Rs = ESR_Tant;
XI = Ll*w;
Xc = l . / (w * C l) ;
zl_p rim e = sq rt(R s~ 2  + (XI -  X c).~ 2);
f  ig u re
lo g lo g ( f ,X 1 ,’k ’ , f ,X c , ’k ’ , f , R s , ’k ’) ;h o ld  on;
lo g lo g ( f ,z l_ p r im e ,’k ’ , ’l in e w id th ’ , 2 .5 ) ;h o ld  o f f ;
x l a b e l ( ’Log Frequency (H z)’ ) ;y l a b e l ( ’ Impedance (\0m ega)’ ) ;  
a x is ( [ 0  le l2  10e-4 10e3])
7.7. choose th e  second bank RLC param eters
C2 = 2 .2 e -6 ;
ESL_0805 = 2300e-12;
ESR_0805 = .0051;
L2 = ESL_0805 + 2*L_Via + L_Plane;
Rs = ESR_0805;
XI = L2*w;
Xc = l./(w * C 2 );
z2_prim e = sq rt(R s~ 2  + (XI -  X c )."2 );
f ig u re
lo g lo g ( f ,X 1 ,’k ’ , f ,X c , ’k ’ , f , R s , ’k ’) ;h o ld  on;
lo g lo g ( f ,z 2 _ p r im e ,’k ’ , ’l in e w id th ’ , 2 .5 ) ;h o ld  o f f ;
x l a b e l ( ’Log Frequency (H z)’ ) ;y l a b e l ( ’ Impedance (\0m ega)’ ) ;  
a x is ( [ 0  le l2  10e-4 10e3])
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7.7, choose th e  t h i r d  bank RLC param eters
C3 = 0 .1 e -6 ;
ESL.0603 = 1990e-12;
ESR.0603 = 0 .101 ;
L3 = ESL.0603 + 2*L_Via + L .P lan e ;
Rs = ESR.0603;
XI = L3*w;
Xc = l./(w * C 3 );
z3_prim e = s q r t (R s “2 + (XI -  X c ) .“2 );
’/.D isplay
f ig u re
l o g l o g ( f , X 1 , 'k ' , f ,X c , 'k ' , f , R s , 'k ') ; h o l d  on;
lo g lo g ( f ,z 3 _ p r im e , 'k ', ' l i n e w i d t h ', 2 . 5 ) ;h o ld  o f f ;
x l a b e l ( ’Log Frequency (H z)’ ) ;y l a b e l ( ’ Impedance (\0m ega)’ ) ;  
a x is ( [ 0  le l2  10e-4 10e3])
7.7. choose th e  fo u r th  bank RLC param eters
C4 = 0 .O le-6 ;
ESL.0402 = 990e-12;
ESR_0402 = 0 .634 ;
L4 = ESL.0402 + 2*L_Via + L_Plane;
Rs = ESR_0402;
XI = L4*w;
Xc = l./(w * C 4 );
z4_prim e = s q r t (R s “2 + (XI -  X c ) .“2 );
f ig u re
lo g lo g ( f ,a b s ( X l) , ’k ’ , f ,a b s (X c ) , ' k ' , f , R s , ’k ’ ) ;h o ld  on; 
l o g lo g ( f ,z 4 _ p r im e , 'k ', 'l in e w id th ’ , 2 .5 ) ;h o ld  o f f ; 
x l a b e l ( ’Log Frequency (H z)’ ) ; y l a b e l ( ’Impedance (\0m ega)’ ) ;  
a x is ( [ 0  le l2  10e-4 10e3])
7.7. C a lc u la te  th e  O v e ra ll Impedance
z l  = z l_ p rim e ./C l_ Q ty ;
z2 = z2_prim e./C 2_Q ty;
z3 = z3_prim e./C 3_Q ty;
z4 = z4_prim e./C 4_Q ty;
z_ T o ta l = l . / ( l . / z l  + l . / z 2  + l . / z 3  + l . / z 4 ) ;
f ig u re
l o g l o g ( f , z l , 'k - . ’ , f , z 2 , ' k - . ’ , f , z 3 , ' k - . ’ , f , z 4 , ' k - . ’ ) ;  
ho ld  on
lo g lo g ( f ,a b s ( z _ T o ta l) , ' k ' , 'L in eW id th ',2 .5 )
x l a b e l ( ’Log Frequency (H z)’ ) ;y la b e l ( ’ Impedance (\0m ega)’ ) ;  
7 . t i t l e ( 'O v e r a l l  Impedance Vs. F requency’ ) 
a x is ( [ 0  l e l2  10e-4 10e3])
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idealStep.m
‘/.idealStep . m
7,ca lcu la tes  and d isp lays the frequency response of a step  funtion
clo se  a l l ;
c lear a l l;
stepS ize = le -9 ; 7.2 nanosecond step size  corresponds to  500MHz 
duration = 2e-6; 7,1 microsecond
t=0: stepSize:duration; 7,time sca le
7,forming step function with a tra n sitio n  equal to  the step  s iz e  
x=ones(1 ,len g th (t) ) ;
x ( l: ( le n g th (x ) - l) /2 )= z e r o s ( l ,( le n g th (x ) - l ) /2 ) ;
7,resolution of Frequency p lot
resolution=2“16;
f= lin sp ace( - 1 . /s te p S iz e /2 ,1 . /s te p S iz e /2 .r e so lu t io n );
7,ca lcu la te  the frequency response
X = f f t s h if t ( f f t ( x ,r e s o lu t io n ) );
7,Plot the frequency response
p lo t( f /le 6 ,X )
x la b e l( ’Frequency (MHz)’)
y la b e l( ’Magnitude’)
a x is ([-100 100 -50 50])
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HDL Code for PRC Module
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PRC user logic.vhd
— u s e r . l o g i c . vhd -  e n t i t y /a r c h i t e c tu r e  p a i r
— ***************************************************************************
— ** C opyright (c) 1995-2006 X ilin x , In c . A ll r i g h t s  re s e rv e d . **
- -  ** **
— ** X ilin x , In c . **
- -  ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" **
— ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND **
— ** SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, **
— ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, **
— ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION **
— ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, **
— ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE **
— ** FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY **
—  ♦* WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE **
— ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR **
— ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF **
— ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS **
— ** FOR A PARTICULAR PURPOSE. **
— ** **
— ***************************************************************************
— Filenam e:
— V ersion :
— D e sc rip tio n :
- -  D ate:
— VHDL S tandard :
u se r_ lo g ic .v h d
1 .0 0 .a
User lo g ic .
Mon Mar 31 11:48:38 2008 
VHDL’93
(by C rea te  and Im port P e r ip h e ra l  Wizard)
— Naming C onventions: 
a c t iv e  low s ig n a ls :  
c lo ck  s ig n a ls :  
r e s e t  s ig n a ls :  
g e n e r ic s :
u s e r  d e f in e d  ty p e s :
s t a t e  machine n ex t s t a t e :
s t a t e  machine c u r re n t s t a t e :
c o m b in a to ria l s ig n a ls :
p ip e l in e d  o r r e g i s t e r  d e lay  s ig n a ls :
co u n te r s ig n a ls :
c lo ck  enab le  s ig n a ls :
in t e r n a l  v e rs io n  of o u tp u t p o r t :
d ev ice  p in s :
p o r ts :
p ro c e s se s :
component i n s t a n t i a t io n s :
"*_n"
" e lk " , " c lk _ d iv # " , "clk_#x" 
" r s t " ,  " r s t .n "
"C_*"
"*_TYPE"
"*_ns"
"*_cs"
"*_com"
"*_d#"
"*cnt*"
"*_ce"
"*_i"
"*_pin"
Names b eg in  w ith  U ppercase 
"*.PROCESS"
"<ENTITY_>I_<#IFUNC>"
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— DO NOT EDIT BELOW THIS LINE ---------------------
l i b r a r y  ie e e ;
L ib ra ry  UNISIM;
l ib r a r y  proc_common_v2_00_a;
use ie e e .s td _ lo g ic _ 1 1 6 4 .a l l ;
use i e e e .s t d _ l o g i c _ a r i t h . a l l ;
use ie e e .s td _ lo g ic _ u n s ig n e d .a l l ;
use U N ISIM .vcom ponents.all;
use proc_common_v2_00_a.proc_common_pkg. a l l ;
— DO NOT EDIT ABOVE THIS LINE ---------------------
—USER l i b r a r i e s  added here
— E n ti ty  s e c tio n
— D e f in i t io n  of G enerics:
— C_DWIDTH — User lo g ic  d a ta  bus w idth
— C_NUM_CE — User lo g ic  ch ip  en ab le  bus w idth
— C_IP_INTR_NUM - - User lo g ic  number of i n t e r r u p t  event
— D e f in i t io n  of P o r ts :
Bus2IP_Clk Bus to  IP clock
— Bus2IP_Reset — Bus to  IP r e s e t
— IP2B us_In trE vent — IP to  Bus in te r r u p t  event
— Bus2IP_Data — Bus to  IP d a ta  bus fo r  u se r lo g ic
— Bus2IP_BE — Bus to  IP b y te  en ab les  f o r u s e r  lo g ic
— Bus2IP_RdCE — Bus to  IP re ad  ch ip  enab le fo r  u s e r  lo g ic
— Bus2IP_WrCE — Bus to  IP w rite  ch ip  enab le f o r  u s e r  lo g ic
— IP2Bus_Data — IP to  Bus d a ta  bus fo r  u se r lo g ic
— IP2Bus_Ack — IP to  Bus acknowledgement
— IP2Bus_Retry — IP to  Bus r e t r y  resp o n se
— IP2Bus_Error — IP to  Bus e r r o r  response
— IP2Bus_ToutSup — IP to  Bus tim eo u t su p p ress
e n t i t y  u s e r_ lo g ic  i s  
g e n e ric  
(
— ADD USER GENERICS BELOW THIS LINE ------------------------
—USER g e n e r ic s  added here
— ADD USER GENERICS ABOVE THIS LINE ------------------------
— DO NOT EDIT BELOW THIS LINE ----------------------------------
— Bus p ro to c o l p a ram e te rs , do n o t add to  o r d e le te  
C.DWIDTH : in te g e r  := 32;
C_NUM_CE : in te g e r  := 16;
C_IP_INTR_NUM : in te g e r  := 8
— DO NOT EDIT ABOVE THIS LINE ----------------------------------
) ;
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p o r t
(
— ADD USER PORTS BELOW THIS LINE
—USER p o r ts  added here  
ADC : in  STD_LOGIC_VECTOR (63 downto 0 );
STD_LOGIC_VECTOR (7 downto 0 );
: in  STD.LOGIC;
STD_LOGIC_VECTOR (29 downto 0 );
: ou t STD_LOGIC_VECTOR (37 downto 0 ); 
in  STD_LOGIC;
Video : in  
DEES _ S t a r t  
GPIO_OE : out 
global_T0A_0 
user_sm a_clk  :
— ADD USER PORTS ABOVE THIS LINE
— DO NOT EDIT BELOW THIS LINE
— Bus p ro to c o l p o r t s ,  do no t add to o r d e le te
Bus2IP_Clk : in s td _ lo g ic ;
Bus2IP_Reset : in s td _ lo g ic ;
IP2Bus _In trE v en t : out s td _ lo g ic _ v e c to r(0 to C_IP_INTR_NUM-1);
Bus2IP_Data : in s td _ lo g ic _ v e c to r(0 to C.DWIDTH-l);
Bus2IP_BE : in s td _ lo g ic _ v e c to r(0 to C_DWIDTH/8-l);
Bus2IP_RdCE : in s td _ lo g ic _ v e c to r(0 to C_NUM_CE-1);
Bus2IP_WrCE : in s td _ lo g ic _ v e c to r(0 to C_NUM_CE-1);
IP2Bus_Data : OUt s td _ lo g ic _ v e c to r(0 to C_DWIDTH-1);
IP2Bus_Ack : out s td _ lo g ic ;
IP2Bus_Retry : out s td _ lo g ic ;
IP2Bus_Error : out s td _ lo g ic ;
IP2Bus_ToutSup : out s td _ lo g ic
— DO NOT EDIT ABOVE THIS LINE
);
end e n t i t y  u s e r_ lo g ic ;
— A rc h ite c tu re  s e c tio n
a r c h i te c tu r e  IMP of u se r_ lo g ic  i s
—USER s ig n a l  d e c la ra t io n s  added h e re , as needed f o r  u s e r  lo g ic  
component T0A _generator
P o rt ( clk_50 : in  STD_LOGIC;
DEES_Start : in  STD_LOGIC;
global.TOA : ou t STD_LOGIC_VECTOR (37 downto 0)
) ;
end component;
component PRC_v_0_0_l
P o rt (
clk_50 : in  s td _ lo g ic ;
clk_100 : in  s td _ lo g ic ;
r s t  : in  s td _ lo g ic ;
DEES_Start : in  s td _ lo g ic ;
v ideo  : in  s td _ lo g ic ;
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ADCLin : in  s td _ lo g ic _ v e c to r (7 downto 0 );
global_T0A : in  s td _ lo g ic _ v e c to r (37 downto 0 ); 
am plitude_ou t : out s td _ lo g ic _ v e c to r (7 downto 0 ); 
p u lse_ w id th  : ou t s td _ lo g ic _ v e c to r (15 downto 0 );
TOA : ou t s td _ lo g ic _ v e c to r (37 downto 0 ); 
d a ta _ v a lid  : ou t s td _ lo g ic ;
d a ta_ read  : in  s td _ lo g ic ;
overflow  : ou t s td _ lo g ic
) ;
end component;
s ig n a l  channel ou t : STD_LOGIC_VECTOR (511 downto 0 ); 
s ig n a l  global_T0A : STD_LOGIC_VECTOR (37 downto 0 );
—s ig n a l  d a ta _ v a lid  : STD_LOGIC_VECTOR (7 downto 0 ); 
s ig n a l  d a ta_ read  : STD_LOGIC_VECTOR (7 downto 0 ); 
s ig n a l  clk_50 : STD_LOGIC;
s ig n a l  clk_50_dcm : STD_LDGIC; 
s ig n a l  clk_10_dcm : STD_LOGIC; 
s ig n a l  S ta rt_ to _ 0 E  : STD_LOGIC;
— S ig n a ls  f o r  u s e r  lo g ic  s la v e  model s/w a c c e s s ib le  r e g i s t e r  example
- s ig n a l  s lv _ reg 0  
s ig n a l  s lv _ re g l
- s ig n a l  s lv _ reg 2
- s ig n a l  s lv _ reg 3  
s ig n a l  s lv _ reg 4
- s ig n a l  s lv _ reg 5  
s ig n a l  s lv _ reg 6  
s ig n a l  s lv _ reg 7  
s ig n a l  s lv _ reg 8
- s ig n a l  s lv _ reg 9
- s ig n a l  s lv _ re g l0  
s ig n a l  s lv _ re g l l  
s ig n a l  s lv _ re g l2
- s ig n a l  s lv _ re g l3  
s ig n a l  s lv _ re g l4
- s ig n a l  s lv _ re g l5
s ig n a l  s lv _ re g _ w rite _ s e le c t  
s ig n a l  s lv _ re g _ re a d _ se le c t 
s ig n a l  s lv _ ip 2 b u s_ d a ta  
s ig n a l  s lv _ read _ ack  
s ig n a l  s lv _ w rite_ ac k
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic ;
: s td _ lo g ic ;
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
to  C_DWIDTH-1) 
15);
15);
C_DWIDTH-1);
— S ig n a ls  f o r  u s e r  lo g ic  in te r r u p t  example
s ig n a l  in te r r u p t  : s td _ lo g ic _ v e c to r (0 to  C_IP_INTR_NUM-1);
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b eg in
IBUFG.inst : IBUFG
g e n e ric  map (
IOSTANDARD => "DEFAULT")
p o r t  map (
0 => clk_10_dcm, — Clock b u f fe r  o u tpu t
I => user_sm a_clk— Clock b u f fe r  in p u t (connect d i r e c t ly  to  to p - le v e l  p o r t)  
) ;
—G enerate th e  50 MHz p re  c lo ck
DCM.inst : DCM
g e n e ric  map (
CLKDV.DIVIDE => 2 .0 , — D ivide by: 1 .5 ,2 .0 ,2 .5 ,3 .0 ,3 .5 ,4 .0 ,4 .5 ,5 .0 ,5 .5 ,6 .0 ,6 .5
7 .0 ,7 .5 ,8 .0 ,9 .0 ,1 0 .0 ,1 1 .0 ,1 2 .0 ,1 3 .0 ,1 4 .0 ,1 5 .0  o r 16.0
CLKFX_DIVIDE => 10, — Can be any in te r g e r  from 1 to  32
CLKFX_MULTIPLY => 5, — Can be any in te g e r  from 1 to  32
CLKIN_DIVIDE_BY_2 => FALSE, — TRUE/FALSE to  en ab le  CLKIN d iv id e  by two fe a tu r e  
CLKIN_PERIOD => 100 .0 , — S p ecify  p e r io d  of in p u t c lo ck
CLKOUT.PHASE.SHIFT => "NONE", — S p ecify  phase s h i f t  of NONE, FIXED or VARIABLE 
CLK_FEEDBACK => "NONE", — S p ecify  c lo ck  feedback  of NONE, IX o r 2X
DESKEW_ADJUST => "SYSTEM.SYNCHRONOUS", — SOURCE.SYNCHRONOUS, SYSTEM.SYNCHRONOUS or
HIGH or LOW frequency  mode fo r  frequency  s y n th e s is  
HIGH or LOW frequency  mode fo r  DLL 
Duty cy c le  c o r re c t io n ,  TRUE o r FALSE 
— FACTORY JF Values
Amount of f ix e d  phase s h i f t  from -255 to  255 
Delay c o n f ig u ra tio n  DONE u n t i l  DCM LOCK, TRUE/FALSE
an in te g e r  from 0 to  15 
DFS.FREQUENCY.MODE => "LOW", —
DLL.FREQUENCY.MODE => "LOW", —
DUTY.CYCLE.CORRECTION => TRUE,—
FACTORY.JF => X"C080" ,
PHASE.SHIFT => 0,
STARTUP.WAIT => FALSE) -  
p o r t  map (
CLKO => OPEN, — 0 degree DCM CLK ouptput
CLK180 => OPEN, — 180 degree DCM CLK o u tpu t
CLK270 => OPEN, — 270 degree DCM CLK o u tpu t
CLK2X => OPEN, — 2X DCM CLK ou tpu t
CLK2X180 => OPEN, — 2X, 180 degree DCM CLK out
CLK90 => OPEN, — 90 degree DCM CLK o u tpu t
CLKDV => OPEN, — D ivided DCM CLK ou t (CLKDV.DIVIDE)
CLKFX => clk_50_dcm ,— DCM CLK s y n th e s is  out (M/D)
CLKFX180 => OPEN, — 180 degree CLK s y n th e s is  out
LOCKED => OPEN, — DCM LOCK s ta tu s  o u tp u t
— Dynamic phase a d ju s t  done o u tp u t 
— 8 - b i t  DCM s ta tu s  b i t s  o u tpu t 
— DCM clo ck  feedback
PSDONE => OPEN, 
STATUS => OPEN, 
CLKFB => OPEN,
CLKIN => B us2IP_C lk,— Clock in p u t (from IBUFG, BUFG or DCM) 
PSCLK => ’O’ , — Dynamic phase a d ju s t  c lo ck  in p u t
PSEN => ’O’ , — Dynamic phase a d ju s t  enab le  in p u t
PSINCDEC => ’O’ , — Dynamic phase a d ju s t  increm ent/decrem ent 
RST => Bus2IP_Reset — DCM asynchronous r e s e t  in p u t 
) ;
CLK.BUFF : BUFG
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p o r t  map (
I  => clk_50_dcm, 
0 => clk_50 
) ;
— I n s t a n t i a t e  th e  Time of A rr iv a l G enerato r 
T0A_Inst : TOA_generator 
p o r t  map (
clk_50 => clk_50 ,
DEES_Start => DEES_Start,
global.TOA => global_T0A
) ;
— I n s t a n t i a t e s  th e  8 PRC channe l s
PR C _Parts:
f o r  N in  0 to  7 g en e ra te
PRC_Channel : PRC_v_0_0_l
P o rt map(
clk_50 =>clk_50,
clk_100 =>Bus2IP_Clk,
r s t  =>Bus2IP_Reset,
DEES_Start => DEES_Start,
v ideo  => V ideo(N ),
ADC_in => ADC(N*8 + 7 downto N*8),
global_T0A => global_T0A,
am plitude_ou t => c h a n n e l_ o n t .  (N*64 + 7 downto N*64),
p u lse_ w id th  => channel_out(N *64 + 63 downto N*64 + 4 8 ),
TOA => c h a n n e l  nnt(N*64 + 45 downto N*64 + 8 ) ,
d a ta _ v a lid  => c h a n n e l  _ o n t. (N * 6 4  + 4 6 ) ,
—d a ta _ v a lid  => d a ta _ v a lid (N ) ,
d a ta_ read  => d a ta _ re a d (N ),
overflow  => c h a n n e l  ou t. (M *64 + 47)
) ;
end g e n e ra te ;
—Send th e  p ro p e r c o n tro l  s ig n a ls  to  th e  GPIO b u f f e r s  on th e  DREAM board  
S ta rt_ to _ 0 E  <= n o t DEES_Start;
GPIO_OE(O) <= 
GPI0_0E(l) <= 
GPI0_0E(2) <= 
GPI0_0E(3) <= 
GPI0_0E(4) <= 
GPI0_0E(5) <= 
GPI0_0E(6) <= 
GPI0_0E(7) <= 
GPI0_0E(8) <= 
GPI0_0E(9) <=
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
S ta rt_ to _ 0 E
GPI0_0E(10) <= S ta rt_ to _ 0 E ;
G PI0_0E (ll) <= S ta rt_ to _ 0 E ;
87
GPI0_0E(12) <= 
GPI0_0E(13) <= 
GPI0_0E(14) <= 
GPI0_0E(15) <= 
GPI0_0E(16) <= 
GPI0_0E(17) <= 
GPI0_0E(18) <= 
GPI0_0E(19) <=
GPI0_0E(20) <= 
GPI0_0E(21) <= 
GPI0_0E(22) <= 
GPI0_0E(23) <= 
GPI0_0E(24) <= 
GPI0_0E(25) <= 
GPI0_0E(26) <= 
GPI0_0E(27) <= 
GPI0_0E(28) <= 
GPI0_0E(29) <=
Start_ to_O E ; 
S tart_ to_O E ; 
S tart_ to_O E ; 
S tart_ to_O E ; 
S tart_ to_O E ; 
S tart_ to_O E ; 
S tart_ to_O E ; 
S tart_ to_O E ;
D EES_Start; 
S tart_ to_O E ; 
D EES_Start; 
S tart_ to_O E ; 
D EES_Start; 
S tart_ to_O E ; 
D EES_Start; 
S tart_ to_O E ; 
D EES_Start; 
S tart_ to_O E ;
—temp s ig n a l  to  m onitor TOA on GPIO p o r t
global_T0A_0 <= global_T0A;
— code to  r e a d /w r i te  u s e r  lo g ic  s la v e  model s/w a c c e s s ib le  r e g i s t e r s  
s lv _ re g _ w rite _ s e le c t  <= Bus2IP_WrCE(0 to  15);
s lv _ re g _ re a d _ se le c t  <= Bus2IP_RdCE(0 to  1 5 ) ;— and (D ata_V alid(O ) & D ata_V alid(O ) & Data_Va 
s lv _ w rite_ ac k  <= Bus2IP_WrCE(0) o r Bus2IP_WrCE(l) o r Bus2IP_WrCE(2) o r Bus2IP_WrCE(3)
s lv _ read _ ack  <= Bus2IP_RdCE(0) o r Bus2IP_RdCE(l) o r Bus2IP_RdCE(2) o r Bus2IP_RdCE(3)
SLAVE_REG_READ_PROC : p ro c ess  ( s lv _ re g _ re a d _ se le c t)  i s  
b eg in
case  s lv _ re g _ re a d _ se le c t  i s
when "1000000000000000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(31 downto 0 );
when "0100000000000000" => s lv _ ip 2 b u s_ d a ta  <= c h a n n e l  o u t (63 downto 32);
when "0010000000000000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(95 downto 64);
when "0001000000000000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(127 downto 96 );
when "0000100000000000" => s lv _ ip 2 b u s_ d a ta  <= c h a n n e l  o u t ( 1 5 9  downto 128);
when "0000010000000000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(191 downto 160);
when "0000001000000000" => s lv _ ip 2 b u s_ d a ta  <= ch an n e l_ o u t(223 downto 192);
when "0000000100000000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(255 downto 224);
when "0000000010000000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(287 downto 256);
when "0000000001000000" => s lv _ ip 2 b u s_ d a ta  <= ch an n e l_ o u t(319 downto 288);
when "0000000000100000" => s lv _ ip 2 b u s_ d a ta  <= c h a n n e l  o u t (3 5 1  downto 320);
when "0000000000010000" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(383 downto 352);
when "0000000000001000" => s lv _ ip 2 b u s_ d a ta  <= c h a n n e l  o u tC 4 1 5 downto 384);
when "0000000000000100" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(447 downto 416);
when "0000000000000010" => s lv _ ip 2 b u s_ d a ta  <= ch a n n e l_ o u t(479 downto 448);
when "0000000000000001" => s lv _ ip 2 b u s_ d a ta  <= ch an n e l_ o u t(511 downto 480);
when o th e rs  => s lv _ ip 2 b u s_ d a ta  <= (o th e rs  => ’O’ ) ;  
end case ;
end p ro c ess  SLAVE_REG_READ_PROC;
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— implement s la v e  model r e g i s t e r ( s )  
SLAVE_REG_WRITE_PROC : p ro c e s s ( Bus2IP_Clk ) i s  
beg in
i f  Bus2IP_ClkJeven t and Bus2IP_Clk = ’ 1 ’ th en  
i f  Bus2IP_Reset = ’ 1 ’ th en
d a ta_ read  <= "00000000"; 
e ls e
case  s lv _ re g _ w rite _ s e le c t  i s
when "1000000000000000" =>data_read <= 
when "0100000000000000" =>data_read <= 
when "0010000000000000" =>data_read <= 
when "0001000000000000" =>data_read <= 
when "0000100000000000" =>data_read <= 
when "0000010000000000" =>data_read <= 
when "0000001000000000" =>data_read <= 
when "0000000100000000" =>data_read <= 
when "0000000010000000" =>data_read <= ' 
when "0000000001000000" =>data_read <= 1 
when "0000000000100000" =>data_read <= 1 
when "0000000000010000" =>data_read <= ' 
when "0000000000001000" =>data_read <= 1 
when "0000000000000100" =>data_read <= 1 
when "0000000000000010" =>data_read <= 1 
when "0000000000000001" =>data_read <= 1 
when o th e rs  => n u l l ;
end case ; 
end i f ;
end i f ;
00000001"
00000001"
00000010"
00000010"
00000100"
00000100"
00001000"
00001000"
00010000"
00010000"
00100000"
00100000"
01000000"
01000000"
10000000"
10000000"
end p ro c ess  SLAVE_REG_WRITE_PROC;
in te r r u p t  <= Video; 
IP2B us_In trE vent <= 
IP2Bus_Data <=
IP2Bus_Ack <=
IP2B us_Error <=
IP2Bus_Retry <=
IP2Bus_ToutSup <=
i n t e r r u p t ; 
s lv _ ip 2 b u s_ d a ta ; 
s lv _ w rite_ ack  o r s lv_read . ack;
’0 '
’0 '
’0 ’
end IMP;
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PRC v 0 0 l.vh d
— E ngineer: F rank F ra d e tte
— C rea te  D ate: 10 :15:47 08/23/05
— D esign Name: DREAM
— Module Name: PRC_v_0_0_l -  B ehav io ra l
— P ro je c t  Name: TYIGR_PRC_v0_0_l
— T arg e t D evice: X ilin x  V2P 30
— Tool v e r s io n s :  ISE 8 .2 .0 1 i
— D e sc r ip tio n : The P u lse  R eceptor Core i s  used to  f in d  th e  am p litu d e , 
—p u lse  w id th , and tim e of a r r i v a l  v a lu es  of th e  in p u t
—s i g n a l s .
— D ependencies:
— R ev is io n :
— R ev is io n  0 .01 -  F i le  C rea ted
— R ev is io n  0 .11  -  S ta te  T ra n s it io n s  and S ta te  A ctions se p e ra te d
— -  V a riab le  names changed to  be more d e s c r ip t iv e
— A d d itio n a l Comments:
l i b r a r y  IEEE;
use IEEE.STD_L0GIC_1164.ALL;
use  IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
------  Uncomment th e  fo llo w in g  l i b r a r y  d e c la ra t io n  i f  i n s t a n t i a t in g
------  any X ilin x  p r im it iv e s  in  t h i s  code.
—l i b r a r y  UNISIM;
—use UNISIM.VComponents.all;
L ib ra ry  X ilinxC oreL ib ;
e n t i t y  PRC_v_0_0_l i s
p o r t (  clk_50 : in  s td _ lo g ic ;
clk_100 : in  s td _ lo g ic ;
r s t  : in  s td _ lo g ic ;
DEES_Start : in  s td _ lo g ic ;
v ideo  : in  s td _ lo g ic ;
ADC_in : in  s td _ lo g ic _ v e c to r (7 downto 0 );
global_T0A : in  s td _ lo g ic _ v e c to r (37 downto 0 );
am plitude_ou t : o u t s td _ lo g ic _ v e c to r (7 downto 0) := x"00"; 
p u lse_ w id th  : ou t s td _ lo g ic _ v e c to r (15 downto 0) := x"0000";
TOA : ou t s td _ lo g ic _ v e c to r(3 7  downto 0) := "00"&x"000000000"; 
d a ta _ v a lid  : ou t s td _ lo g ic := ,0 ’ ;
d a ta _ re a d  : in  s td _ lo g ic ;
overflow  : ou t s td _ lo g ic := ’0 ’
” J
------s t a t e  s ig n a l in g  t e s t  s ig n a ls
— s ta t e _ r e s e t  : ou t s td _ lo g ic ;
— s ta te _ w a it  : ou t s td _ lo g ic ;
— s ta te _ p re _ th re s h  : ou t s td _ lo g ic ;
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— s ta te _ p o s t_ th re s h  : out s td _ lo g ic ;
— s ta te _ v a l id  : ou t s td _ lo g ic ;
— s ta te _ o v e rf lo w  : ou t s td _ lo g ic
) ;
end PRC_v_O_O_l;
a r c h i te c tu r e  B eh av io ra l of PRC_v_0_0_l i s
c o n s ta n t A D C _pipeline_delay: s td _ lo g ic _ v e c to r (7 downto 0) := x"05";
c o n s ta n t p u ls e _ w id th _ d isc r im in a to r: s td _ lo g ic _ v e c to r (15 downto 0) := x"0005";
ty p e  s ta te _ ty p e  i s  (S_R eset, S_Wait, S_Pre_T hreshold, S _Post_T hreshold , S_V alid , S_Pulse_W idth 
s ig n a l  s t a t e  : s ta te _ ty p e ;  
s ig n a l  n _ s ta te  : s ta te _ ty p e ;
—P u lse  C ounter S ig n a ls
s ig n a l  p u lse_ w id th _ co u n te r : s td _ lo g ic _ v e c to r (15 downto 0 ):=  x"0000";
—S ig n a l R e g is te rs
s ig n a l  a m p litu d e _ re g is te r  : s td _ lo g ic _ v e c to r (7 downto 0 ):=  x"00";
s ig n a l  p u ls e _ w id th _ re g is te r : s td _ lo g ic _ v e c to r(1 5  downto 0 ):=  x"0000" ;
s ig n a l  to a _ r e g i s t e r  : s td _ lo g ic _ v e c to r (37 downto 0 ):=  "00"&x"000000000";
s ig n a l  o v e r f lo w _ re g is te r  : s td _ lo g ic := ’0 ’ ;
s ig n a l  v a l id  : s td _ lo g ic ;
s ig n a l  d a ta_ q  : s td _ lo g ic := ’0 ’ ;
— s ig n a l  c o u n te r_ e rro r  : s td _ lo g ic ;
b eg in
—Runs th e  P u lse  Width C ounter i f  DEES S ta r t  i s  A ctive  and Video i s  p re s e n t
p ro c ess  (clk_50)
b eg in
i f  c lk_50= ’ l ’ and c lk _ 5 0 ’even t th en
i f  v id eo = ’0 ’ th en
p u lse_ w id th _ co u n te r <= x"0000";
e l s i f  DEES_Start=’ 1 ’ th en
p u lse_ w id th _ co u n te r <= pu lse_ w id th _ co u n ter + 1;
end i f ;
end i f ;
end p ro c e ss ;
—S ta te  Sw itch ing  Engine
SETUP: p ro c e ss (c lk _ 5 0 , r s t ,  DEES_Start) 
beg in
i f ( r s t  = ’ 1 ’ o r DEES_Start = ’0 ’ ) th en  
s t a t e  <= S _ R eset;
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e l s i f ( clk_50 = ’1 ’ and clk_50’event) then 
s ta te  <= n_state; 
end i f ;
end process;
--------------------------------------------------------------------- k---------------------------------------
—State Steering
---------- — ------- —------------------------------------- —---------------------------------------
State_Transit io n s : proce s s (s ta t e ,pulse_width! counter, video) 
begin
case s ta te  i s
when S_Reset =>
n_state <= S_Wait;
when S_Wait =>
i f  (video = ’1’) then
n_state <= S_Pre_Threshold;
e lse
n_state <= S_Wait;
end i f ;
when S_Pre_Threshold =>
if( (v id e o  = ’ 1’) and (pulse_width_counter = pulse_w idth_discrim inator-l)) then
n_state <= S_Post.Threshold;
e l s i f  (video = ’O’) then
n_state <= S_Wait;
e lse
n_state <= S_Pre_Threshold;
end i f ;
when S_Post_Threshold =>
if( (v id e o  = ’1’) and (pulse_width_counter = x" 
n_state <= S_Pulse_Width_Overflow; 
e l s i f  (video = ’O’) then
n_state <= S_Valid; 
e lse
n_state <= S_Post_Threshold;
end i f ;
FFFF")) then
when S_Valid => 
n_state <= S_Wait;
when S_Pulse_Width_Overflow => 
n_state <= S_Reset;
when others =>
n_state <= S_Reset;
end case;
end process;
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—TOA R e g is te r
p ro c ess  (clk_50)
beg in
i f  c lk _ 5 0 ’even t and clk_50=’ l ’ and n_state= S _P re_T hresho ld  and state= S _W ait th en  
to a _ r e g i s t e r  <= global_T0A;
end i f ; 
end p ro c e ss ;
—P u lse  Width R e g is te r
p ro c ess  (clk_50)
b eg in
i f  c lk _ 5 0 ’ev en t and clk_50= ’ l ’ and s ta te= S _P ost_T hresho ld  and v id eo = ’0 ’ th en  
p u ls e _ w id th _ re g is te r  <= p u lse_ w id th _ co u n te r;
end i f ; 
end p ro c e ss ;
—Amplitude R e g is te r
p ro c ess  (clk_50)
b eg in
i f  c lk _ 5 0 ’even t and clk_50=’ l ’ and p u lse_w id th_coun ter+ l=  A D C_pipeline_delay th en  
a m p litu d e _ re g is te r  <= ADC_in;
end i f ; 
end p ro c e ss ;
—P u lse  Width Overflow R e g is te r
p ro c e ss  (clk_50)
beg in
i f  c lk _ 5 0 ’even t and clk_50=’ l ’ th en  
i f  state=S_Pulse_W idth_O verflow  th en  
o v e r f lo w _ re g is te r  <= ’ 1 ’ ;
e ls e
o v e r f lo w _ re g is te r  <= ’O’ ;
end i f ; 
end i f ;
end p ro c e ss ;
—D ata V a lid  R e g is te r
p ro c ess  (clk_100)
beg in
i f  c lk_100’ev en t and clk_100=’ l ’ th en
d a ta_ q  <= v a l id  o r (d a ta_ q  and (no t d a ta _ re a d ) ) ;
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end i f ; 
end p ro c e ss ;
p ro c e s s ( s ta te )  
beg in
i f  s t a t e  = S_V alid th en
v a l id  <= ’ 1’ ;
e ls e
v a l id  <= ’O’ ;
end i f ;
end p ro c e ss ;
—Tying s ig n a ls  to  Output P o rts
am plitude_ou t <= a m p li tu d e _ re g is te r ; 
p u lse_ w id th  <= p u ls e _ w id th _ re g is te r ; 
TOA <= t o a _ r e g i s t e r ;
overflow  <= o v e r f lo w _ re g is te r ; 
d a ta _ v a lid  <= da ta_q ;
------ T his p ro c ess  i s  fo r  tro u b le sh o o tin g  s t a t e  t r a n s i t i o n s
—STATE_test: p ro c e s s (c lk _ 5 0 , s t a t e )  
—beg in
—case s t a t e  i s
—when S_Reset =>
—s ta t e _ r e s e t  <=’ l ’ ;
—s ta te _ w a it  <=’O’ ;
—s ta te _ p re _ th re s h  <=’O’ ;
— s ta te _ p o s t_ th re s h  <=’O’ ;
— s ta te _ v a l id  <=’O’ ;
— sta te _ o v e rf lo w  <=’0 ’ ;
—when S_Wait =>
— s ta te _ r e s e t  <=’O’ ;
— s ta te _ w a it  <=’ l ’ ;
— s ta te _ p re _ th re s h  <=’0 ’ ;
— s ta te _ p o s t_ th re s h  <=’O’ ;
— s ta te _ v a l id  <=’O’ ;
—sta te _ o v e rf lo w  <=’0 ’ ;
—when S_Pre_Threshold =>
—s ta t e _ r e s e t  <=’O’ ;
—s ta te _ w a it  <=’O’ ;
—s ta te _ p re _ th re s h  <=’ l ’ ;
— s ta te _ p o s t_ th re s h  <=’O’ ;
— s ta te _ v a l id  <=’O’ ;
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—state .overflow  <=’O’ ;
—when S.Post.Threshold =>
—s ta te .r e s e t  <=’O’ ;
—sta te .w a it  <=’O’ ;
—sta te .p re .th resh  <=’O’ ;
—state_post_thresh <='1’ ;
—s ta te .v a lid  <=’O’ ;
—state .overflow  <=’O’ ;
—when S.V alid =>
—s ta te .r e s e t  <=’O’ ;
—sta te .w a it  <=’O’ ;
—state_pre_thresh <=’O’ ;
—sta te .p o st.th r e sh  <=’O’ ;
—s ta te .v a lid  <=’ l ’ ;
—sta te .overflow  <=’O’ ;
—when S_Pulse_Width_Overflow => 
—s ta te .r e s e t  <=’O’ ;
—sta te .w a it  <='O’ ;
—sta te .p re .th resh  <=’O’ ;
—sta te .p o st.th r e sh  <=’O’ ;
—s ta te .v a lid  <=’O’ ;
—state .overflow  <=’l ’ ;
—end case;
—end process;
end Behavioral;
TOA generator.vhd
— E ngineer: Frank F ra d e tte
— C rea te  D ate: 21 :10 :36  01/09/2008
— D esign Name: DREAM
— Module Name: TOA_generator -  B eh av io ra l
— P ro je c t  Name: Time of A rr iv a l S ig n a l G enerato r
— T arg e t D evices: V ir te x I I
— Tool v e rs io n s :  ISE 8 .1
— D e sc r ip tio n : The Time of a r r i v a l  s ig n a l  g e n e ra to r  in crem en ts and o u tp u ts  a 
—38 b i t  s ig n a l  which i s  a count of how many clock  cy c le s  have
—occured  s in c e  th e  b eg inn ing  of a s im u la tio n
— D ependencies:
— R ev is io n  0 .01 -  F i le  C rea ted
— A d d itio n a l Comments:
l i b r a r y  IEEE;
L ib ra ry  UNISIM;
use UNISIM.vcomponents. a l l ;
use IEEE.STD_L0GIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
e n t i t y  T0A _generator i s
P o rt ( clk_50 : in  STD_LOGIC;
DEES_Start : in  STD_LOGIC;
global_T0A : out STD_LOGIC_VECTOR (37 downto 0 ) ) ;  
end T 0A _generator;
a r c h i te c tu r e  B eh av io ra l of T0A _generator i s
s ig n a l  toa_tem p: s td _ lo g ic _ v e c to r (37 downto 0 );
beg in
p ro c ess  (clk_50)
b eg in
i f  (c lk _ 5 0 ’ev en t and clk_50 = ’1 ’ ) th en  
i f  DEES_Start = ’ 1 ’ th en
toa_tem p <= toa_tem p + 1; 
e ls e
toa_tem p <= "00"&x"000000000"; — I n i t i a l  and R eset Value 
end i f ;
end i f ; 
end p ro c e s s ; 
global_T0A <= toa_tem p; 
end B eh av io ra l;
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PRC control user logic.vhd
— u s e r _ lo g ic . vhd -  e n t i t y /a r c h i t e c tu r e  p a i r
— ***************************************************************************
— ** C opyright (c) 1995-2006 X ilin x , In c . A ll r i g h t s  re s e rv e d . **
— ** **
— ** X ilin x , In c . **
- -  ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" **
— ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND **
— ** SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, **
— ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, **
— ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION **
— ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, **
— ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE **
— ** FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY **
— ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE **
— ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR **
— ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF **
— ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS **
— ** FOR A PARTICULAR PURPOSE. **
— ** **
— ***************************************************************************
— Filenam e:
— V ersion :
— D e sc rip tio n :
— D ate:
— VHDL S tandard :
u s e r _ lo g ic .vhd
1 .0 0 .a
User lo g ic .
Thu Jun 12 13:42:12 2008 
VHDL’93
(by C rea te  and Im port P e r ip h e ra l  Wizard)
— DO NOT EDIT BELOW THIS LINE ---------------------
l i b r a r y  ie e e ;
use i e e e . s td _ lo g ic _ 1 1 6 4 . a l l ;
use i e e e .s t d _ l o g i c _ a r i t h .a l l ;
use ie e e .s td _ lo g ic _ u n s ig n e d .a l l ;
l i b r a r y  proc_common_v2_00_a;
use proc_common_v2_00_a.proc_common_pkg.all;
— DO NOT EDIT ABOVE THIS LINE ---------------------
— E n t i ty  s e c tio n
— D e f in i t io n  of G enerics:
C.DWIDTH
C_NUM_CE
C_RDFIFO_DWIDTH
— D e f in i t io n  of P o r ts :
Bus2IP_Clk
User lo g ic  d a ta  bus w id th  
User lo g ic  ch ip  enab le  bus w idth  
D ata w id th  of Read FIFO
Bus to  IP clock
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: : Bus2IP_Reset
Bus2IP_Data
— Bus to  IP r e s e t
— Bus to  IP d a ta  bus fo r  u se r lo g ic
— Bus2IP_BE — Bus to  IP b y te  en ab les  f o r u se r  lo g ic
- - Bus2IP_RdCE — Bus to  IP read  ch ip  enab le fo r  u s e r  lo g ic
— Bus2IP_WrCE — Bus to  IP w r ite  ch ip  enab le fo r  u s e r  lo g i
— IP2Bus_Data — IP to  Bus d a ta  bus fo r  u se r lo g ic
— IP2Bus_Ack — IP to  Bus acknowledgement
— IP2Bus_Retry — IP to  Bus r e t r y  response
— IP2Bus_Error — IP to  Bus e r r o r  resp o n se
— IP2Bus_ToutSup — IP to  Bus tim eo u t su p p ress
— IP2RFIF0_WrReq — IP to  RFIFO : IP w r ite  re q u e s t
— IP2RFIF0_Data — IP to  RFIFO : IP w r ite  d a ta
— RFIF02IP_WrAck — RFIFO to  IP : RFIFO w rite  acknowledge
— RFIF02IP_AlmostFull — RFIFO to  IP : RFIFO alm ost f u l l
— RFIF02IP_Full — RFIFO to  IP : RFIFO f u l l
e n t i t y  u s e r_ lo g ic  i s  
g e n e ric  
(
— DO NOT EDIT BELOW THIS LINE
— Bus p ro to c o l p a ram e te rs , do n o t add to  o r d e le te
C_DWIDTH : in te g e r 32;
C_NUM_CE : in te g e r := 1;
C_RDFIFO_DWIDTH : in te g e r := 32
— DO NOT EDIT ABOVE THIS LINE
) ;
p o r t
(
— ADD USER PORTS BELOW THIS LINE -----------------
—USER p o r ts  added here
GPI0_0ut : ou t STD_LOGIC_VECTOR (31 downto 0 ); 
DAV : ou t STD_LOGIC;
— ADD USER PORTS ABOVE THIS LINE -----------------
— DO NOT EDIT BELOW THIS LINE
— Bus p ro to c o l p o r t s ,  do no t add to
Bus2IP_Clk : in  
Bus2IP_Reset : in  
Bus2IP_Data : in  
Bus2IP_BE : in  
Bus2IP_RdCE : in  
Bus2IP_WrCE : in  
IP2Bus_Data : out 
IP2Bus_Ack : out 
IP2Bus_Retry : out 
IP2B us_Error : out 
IP2Bus_ToutSup : out 
IP2RFIF0_WrReq : out 
IP2RFIF0_Data ; out 
RFIF02IP_WrAck : in
o r d e le te  
s td _ lo g ic ; 
s td _ lo g ic ; 
s td _ lo g ic _ v e c to r (0 
s td _ lo g ic _ v e c to r (0 
s td _ lo g ic _ v e c to r (0 
s td _ lo g ic _ v e c to r (0 
s td _ lo g ic _ v e c to r (0 
s td _ lo g ic ; 
s td _ lo g ic ; 
s td _ lo g ic ; 
s td _ lo g ic ; 
s td _ lo g ic ; 
s td _ lo g ic _ v e c to r (0 
s td _ lo g ic ;
to  C.DWIDTH-l); 
to  C_DWIDTH/8-l); 
to  C_NUM_CE-1); 
to  C_NUM_CE-1); 
to  C_DWIDTH-1);
to  C_RDFIFO_DWIDTH-1);
98
RFIF02IP_Alm ostFull : in  s td _ lo g ic ;
RFIF02IP_Full : in  s td _ lo g ic
— DO NOT EDIT ABOVE THIS LINE --------------------------
) ;
end e n t i t y  u s e r_ lo g ic ;
— A rc h ite c tu re  s e c tio n
a r c h i te c tu r e  IMP of u se r_ lo g ic  i s
component p rc _ c o n tro l_ to p  i s  
P o r t (
e lk  : in  STD_LOGIC;
r s t  : in  STD_LOGIC;
A _ reg iste r_changed  : in  STD_LOGIC;
Command_in : in  STD_LOGIC_VECTOR (31 downto 0 ); 
GPI0_0ut : out STD_LOGIC_VECTOR (31 downto 0 ); 
DAV : ou t STD.LOGIC
) ;
end component;
— S ig n a ls  f o r  u s e r  lo g ic  s la v e  model s/w a c c e s s ib le  r e g i s t e r
s ig n a l  s lv _ reg 0
s ig n a l  s lv _ re g _ w rite _ s e le c t  
s ig n a l  s lv _ re g _ re a d _ se le c t  
s ig n a l  s lv _ ip 2 b u s_ d a ta  
s ig n a l  s lv _ read _ ack  
s ig n a l  s lv _ w rite_ ac k
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic _ v e c to r (0 to  
: s td _ lo g ic ;
: s td _ lo g ic ;
C_DWIDTH-1); 
0 ) ;
0 ) ;
C.DWIDTH-l);
b eg in
c o n t r o l l e r :  p rc _ c o n tro l_ to p  
PORT MAP(
e lk  => Bus2IP_Clk,
r s t  => B us2IP_R eset,
A _reg iste r_changed  => s lv _ re g _ w r i te _ s e le c t(0 ) , 
Command_in = > slv_reg0 ,
GPI0_0ut => GPI0_0ut,
DAV =>DAV
) ;
s lv _ re g _ w rite _ s e le c t  <= Bus2IP_WrCE(0 to  0 ); 
s lv _ re g _ re a d _ s e le c t  <= Bus2IP_RdCE(0 to  0 ); 
s lv _ w rite_ ac k  <= Bus2IP_WrCE(0);
slv _ read _ ack  <= Bus2IP_RdCE(0);
— implement s la v e  model r e g i s t e r ( s )
SLAVE_REG_WRITE_PROC : p ro c e s s ( Bus2IP_Clk ) i s
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b eg in
i f  Bus2IP_Clk’event and Bus2IP_Clk = ’ 1 ’ th en  
i f  Bus2IP_Reset = ’ 1 ’ th en
slv_regO  <= (o th e rs  => ’O’ ) ;  
e ls e
case  s lv _ re g _ w rite _ s e le c t  i s  
when "1" =>
f o r  b y te_ in d ex  in  0 to  (C_DWIDTH/8)-1 loop 
i f  ( Bus2IP_BE(byte_index) = ’ 1 ’ ) th en
slv _ reg 0 (b y te_ in d ex * 8  to  byte_index*8+7) <= B us2IP_D ata(byte_index*8 to  by te  
end i f ;
end loop ;
when o th e rs  => n u l l ;  
end case ;
end i f ; 
end i f ;
end p ro c ess  SLAVE_REG_WRITE_PROC;
— implement s la v e  model r e g i s t e r  re ad  mux
SLAVE_REG_READ_PROC : p ro c e s s ( s lv _ re g _ re a d _ s e le c t , slv_regO  ) i s
b eg in
case  s lv _ re g _ re a d _ se le c t  i s
when "1" => s lv _ ip 2 b u s_ d a ta  <= slv_regO ;
when o th e rs  => s lv _ ip 2 b u s_ d a ta  <= (o th e rs  => ’O’ ) ;
end case ;
end p ro c ess  SLAVE_REG_READ_PROC;
— Code to  d r iv e  IP to  Bus s ig n a ls
IP2Bus_Data <= s lv _ ip 2 b u s_ d a ta ;
IP2Bus_Ack <= slv _ w rite_ ack  o r s lv_ read_ack
IP2Bus_Error <= ’O’ ;
IP2Bus_Retry <= ’0 ’ ;
IP2Bus_ToutSup <= ’O’ ;
end IMP;
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clock counter.vhd
— E ngineer: F rank F ra d e tte
— C rea te  D ate: 13 :47:04 04/04/2007
— D esign Name: Clock Counter f o r  PRC C on tro l
— Module Name: c lo ck _ co u n te r -  B ehav io ra l
— P ro je c t  Name: DREAM board
— T arg e t D evices: V ir te x I I  Pro
— Tool v e r s io n s :  ISE 8 .2
— D e sc r ip tio n : Counts a 50 MHz clo ck  and g e n e ra te s  s ig n a ls  d en o tin g  1ms and
— 150ns have passed
— D ependencies:
— R ev is io n  0 .01 -  F i le  C rea ted
— A d d itio n a l Comments:
l i b r a r y  IEEE;
use IEEE.STD_L0GIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
------  Uncomment th e  fo llo w in g  l i b r a r y  d e c la ra t io n  i f  i n s t a n t i a t in g
------  any X ilin x  p r im it iv e s  in  t h i s  code.
—l i b r a r y  UNISIM;
—use UNISIM.VComponents.all;
e n t i t y  c lo ck _ co u n te r i s
P o rt ( e lk  : in  STD_L0GIC;
c lk _ t ic k  : in  STD_L0GIC; 
one_us : ou t STD_L0GIC;
o n e _ f if ty _ n s : o u t STD_L0GIC); 
end c lo c k _ c o u n te r ;
a r c h i te c tu r e  B eh av io ra l of c lo ck _ co u n ter i s
— S ig n a ls  ------------------------------------------------------
s ig n a l  tic k _ c o u n t : s td _ lo g ic _ v e c to r  (6 downto 0 );
b eg in
—p ro c ess  to  increm ent o r r e s e t  co u n te r
Count: p ro c e s s ( e lk ,c lk _ t ic k )
beg in
i f ( c lk _ t i c k  = ’O’ ) th en
tic k _ c o u n t <= "0000000"; —r e s e t
e l s i f ( e l k ’even t and c lk = ’ l ’ ) th en
tic k _ c o u n t <= tic k _ c o u n t + 1; —increm ent
end i f ;
end p ro c e ss ;
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—p ro c ess  to  a s s e r t  o u tp u t s ig n a ls  when th e  s p e c if ie d  va lu e  i s  reached
to ck : p ro c e s s ( t ic k _ c o u n t)
b eg in
i f  ( tic k _ c o u n t = "1100011") th en  — 99 counts
one_us <= ’ 1 ’ ;
o n e _ f if ty _ n s  <= ’O’ ;
e l s i f  ( tic k _ c o u n t = "1110010") th en  — 14 more counts
one_us <= ’O’ ;
o n e _ f if ty _ n s  <= ’ 1 ’ ;
e ls e
o n e .u s  <= ’O’ ;
o n e _ f if ty _ n s  <= ’O’ ;
end i f ;
end p ro c e ss ;
end B eh av io ra l;
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A PPE N D IX  C
C Code for Embedded PowerPC
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TestApp Memory, c
/ /TestApp_Memory. c
//M ain  a p p l ic a t io n  fo r  t e s t i n g  g ig a b i t  e tb e m e t  c o n n e c tiv ity  and f u n c t io n a l i ty .
/ /P ro v id e s  a l l  i n i t i a l i z a t i o n  fo r  DREAM board  g ig a b i t  e te r n e t  fu n c tio n
/ / I n i t i a l i z e s  G ig ab it E th e rn e t MAC on FPGA
/ / I n i t i a l i z e d  SGMII to  GMII b rid g e
/ / I n i t i a l i z e s  V ite s se  g ig a b i t  PHY
//P ro v id e s  fu n c tio n s  to  s e t  MDIO r e g i s t e r s
/ /P ro v id e s  fu n c tio n s  to  s e t  GEMAC r e g i s t e r s
/ /  L ocated in :  p p c4 0 5 _ 0 /in c lu d e /x p aram ete rs ,h
# in c lu d e  "x p aram ete rs .h "
# in c lu d e  " s td io .h "
# in c lu d e  " x u t i l .h "
#in c lu d e  "xgemac.c"
//===================================================
v o id  p r in tB its (X u in t3 2  in p u t) ;
v o id  p rin tB its_ S p (X u in t3 2  in p u t ,  i n t  sp a c e s ) ;
vo id  p r in t l6 B its (X u in t3 2  in p u t ,  i n t  s h i f t ,  i n t  sp a c e s ) ;
v o id  p rin tB o tto m B its(X u in t3 2  in p u t) ;
vo id  p rin tT o p B its (X u in t3 2  in p u t) ;
vo id  w ait(X u in t3 2  seco n d s);
vo id  setPH Y R egister(X uint32 regNum, X uint32 regV alue, X uint32 PHYChannel);
vo id  readPH Y R egister(X uint32 regNum, Xuint32 PHYChannel);
vo id  printGEM ACRegister(Xuint32 regNum);
v o id  PrintG EM A C R egisters(void);
vo id  PrintG EM A C ExtendedR egisters(void);
vo id  R e c e iv e ln te r ru p t(v o id ) ;
vo id  P rin tB ool(X boolean  s t a t ) ;
vo id  P r in tO to F (v o id ) ;
vo id  P rin tS G M IIR eg is te rs (v o id );
vo id  P rin tP H Y R e g is te rs (v o id );
vo id  PrintG EM A C R egisters(void);
vo id  InitializeG EM A C(X uint32 GemacAddress);
vo id  In itia lizeS G M II(X u in t8  S gm iiA ddress);
vo id  In itia lizeP H Y (X u in t3 2  PHYCha n n e l )■
vo id  EPG _on(void);
vo id  E P G _off(vo id );
vo id  EPG_on_bad(void);
i n t  main (vo id ) {
p r i n t ( " — E n te rin g  m ain() —\ r \ n " ) ;
/*  T e s tin g  BRAM Memory (p lb _ b ra m _ if_ c n tlr_ l)* /
{
X Status s t a tu s ;
p r in t ( " S t a r t in g  MemoryTest f o r  p lb _ b r a m _ if _ c n t l r _ l : \ r \n " ) ; 
p r i n t (" Running 3 2 -b i t  t e s t . . . " ) ;
s t a tu s  = XUtil_MemoryTest32((Xuint32*)XPAR_PLB_BRAM_IF_CNTLR_l_BASEADDR, 512, 0xAAAA5555
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i f  ( s t a tu s  == XST_SUCCESS) { 
p r i n t ( "PA SSED !\r\n");
1
e ls e  {
p r i n t ( "FA IL E D !\r\n");
1
p r i n t (" Running  1 6 -b it  t e s t . . . " ) ;
s t a tu s  = XUtil_MemoryTestl6((Xuintl6*)XPAR_PLB_BRAM_IF_CNTLR_l_BASEADDR, 1024, 0xAA55, X 
i f  ( s t a tu s  == XST.SUCCESS) {
p r i n t ( "PASSED!\r\n");
1
e ls e  {
p r i n t ( "FA IL E D !\r\n");
1
p r in t ( "  Ru n n i n g  8 - b i t  t e s t . . . " ) ;
s t a tu s  = XUtil_MemoryTest8((Xuint8*)XPAR_PLB_BRAM_IF_CNTLR_l_BASEADDR, 2048, 0xA5, XUT_A 
i f  ( s t a tu s  == XST_SUCCESS) {
p r i n t ( "PA SSED !\r\n");
1
e ls e  {
p r i n t ( "FA IL E D !\r\n");
1
1
i n t  i ;
In itia lizeP H Y (O xO );
/ /e n a b le  f a r  end loop  back modefor PHY p o r t  B
setP H Y R eg ister(0x l7 , OxAOOA, 0x1);
//PHY must be r e s e t  to  en ac t change
setPHYRegister(OxOO, 0x9040, 0x1);
//ch an g e  one of th e  s t a tu s  le d s  fo r  PHY p o r t  B
setPH Y R egister(O xlB , 0x0300, 0x1);
In it ia l iz e S G M II(0x6);
//R ead  and P r in t  PHY’s r e g i s t e r s
P rin tP H Y R e g is te rsO ;
/ / P r i n t  sgm ii b r id g e  MDIO r e g i s t e r s
P rin tS G M IIR eg is te rsO ;
/ / P r i n t  sgm ii b r id g e  MDIO r e g i s t e r s  ag a in
P rin tS G M IIR eg is te rsO ;
PrintGEM ACExtendedRegisters( ) ;
////P H Y  Loopback mode
/ /  p r in t ( " P la c e  PHY in to  Near End Loopback m o d e \r\n " );
/ /  setP H Y R egister(0x00, 0x5040, 0x0);
/ /  w a i t (3 );
/ /
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/ /  XGemacSetupO ;
/ /
/ /  p rin tC 'T a k e  PHY out of Near End Loopback m o d e \r\n " ); 
/ /  setP H Y R egister(0x00, 0x9040, 0x0);
/ /  w a i t (3 ) ;
/ / / /C o n n e c to r  Loopback mode
/ /  p r in tC 'P la c e  PHY in to  C onnector Loopback m o d e \r\n " ); 
/ /  setP H Y R egister(0x09, OxlEOO, 0x0);
/ /  setP H Y R egister(0x18, 0x0241, 0x0);
/ /  se tP H Y R egister(0x l2 , 0x0029, 0x0);
/ /  setP H Y R egister(0x00, 0x0040, 0x0);
/ /  w a i t (10 );
/ /
/ /
/ /
/ /
/ /
/ /
p r in tC 'T ak e  PHY out of C onnector Loopback m o d e \r\n " ); 
setPH Y R egister(0x00, 0x1040, 0x0); 
setPH Y R egister(0x09, 0x0600,
0x0009,setP H Y R egister(0x12, 
se tP H Y R eg ister(0x l8 , 0x0240, 
w a i t (5 ) ;
0x0) ; 
0x0) ; 
0x0);
/ /  PHY E th e rn e t P acket G enerato r 
/ /  EPG.onO;
/ /  w a i t ( l ) ;
/ /  E P G .o ffO ;
/ /
/ /  E P G .on .badO ;
/ /  w a i t ( l ) ;
/ /  E P G .o ffO ;
w h ile (1)
{
/ /P a rs e E th e rn e tP a c k e tO  ;
p r i n t ( " \ t 0  -  Locked in  P ing Response M ode\r\n"); 
p r i n t ( " \ t l  -  P r in t  Next Received P a c k e t \ r \n " ) ; 
p r i n t ( " \ t 2  -  P arse  E th e rn e t P a c k e t \ r \n " ) ; 
p r i n t ( " \ t 3  -  APR R e q u e s t \ r \n " ) ;
p r i n t (" Command : " ) ;
switch((int)XUartLite.RecvByte(STDIN.BASEADDRESS)) 
{
case 48
case 49
case 50
case 51
case 52
case 53
case 54
case 55
case 56
case 57
case 97
w h ile (1 ){ P arse E th e rn e tP ac k e t( ) ; Jb re a k ; 
P rin tN ex tR ece iv ed P ack e tO ; b reak ; 
P a rse E th e rn e tP a c k e tO ; b reak ; 
ARPRequestO; b reak ;
p r in t ( " 4 " )  
p r i n t ("5") 
p r i n t ("6") 
p r i n t ("7") 
p r i n t ("8") 
p r i n t ("9") 
p r in t ( " a " )
b reak ; 
b reak ; 
b reak ; 
b reak ; 
b reak ; 
b reak ; 
b re a k ;/ /A
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case  98: p r in tO 'b " ) ;  b re a k ;/ /B  
case  99: p r i n t ( " c " ) ;  b re a k ;/ /C  
case  100: p r in tC 'd " ) ;  b re a k ;/ /D  
case  101: p r in tO 'e " ) ;  b re a k ; / /E  
case  102: p r in tO 'f " ) ;  b r e a k ; / /F  
d e f a u l t :  b reak ;
}
p r i n t ( " \ r \ n " ) ;
1
p r i n t ( " — E x itin g  m ain() —\ r \ n " ) ;  
r e tu r n  0;
1
/ / f u n c t io n  to  p r in t  th e  in p u t v a r ia b le  in  b i t s
vo id  p r in tB its (X u in t3 2  in p u t)
{
p r in tT o p B its ( in p u t) ;
p r in tB o tto m B its ( in p u t) ;
1
/ / f u n c t io n  to  p r i n t  th e  in p u t v a r ia b le  in  b i t s  w ith  a number of sp aces betw een each b i t  
vo id  p rin tB its_ S p (X u in t3 2  in p u t ,  i n t  spaces)
{
p r in t l6 B i t s ( in p u t ,  0 , sp a c e s ) ;
p r in t l6 B i t s ( in p u t ,  1 6 ,sp a c e s ) ;
}
/ / f u n c t io n  to  p r in t  th e  upper p a r t  of th e  in p u t v a r ia b le  in  b i t s
v o id  p rin tT o p B its (X u in t3 2  in p u t)
{
p r in t1 6 B i t s ( in p u t , 0 ,2 ) ;
}
/ / f u n c t io n  to  p r i n t  th e  low er p a r t  of th e  in p u t v a r ia b le  in  b i t s
v o id  p rin tB o tto m B its(X u in t3 2  in p u t)
{
p r i n t l 6 B i t s ( i n p u t , 1 6 ,2 );
1
/ / f u n c t io n  to  p r i n t  th e  in p u t v a r ia b le  in  b i t s
v o id  p r in t l6 B its (X u in t3 2  in p u t ,  i n t  s h i f t ,  i n t  spaces)
{
i n t  i ;
i n t  k;
X uint32 in p u tH o ld er = in p u t «  s h i f t ;
fo r ( i= 0 ;  i<16; i++)
X uint32 t h i s B i t  = 0x80000000 & inpu tH o lder;
i f  ( th i s B i t  == 0)
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{
p r i n t ("0 ") ;
1
e ls e
{
p r i n t (" 1 " ) ;
}
in p u tH o ld er = in p u tH o ld er «  1;
fo r  (k= spaces; k>0; k— )
{
p r i n t (" " ) ;
}
1
1
/ / f u n c t io n  to  cause th e  PowerPC to  w a it to  avo id  o v e rlo ad in g  th e  s e r i a l  co n n ectio n  
v o id  w ait(X u in t3 2  seconds)
p r in t( " F o rc in g  W a it" ) ;
i n t  i ;
fo r ( i= 0 ;  i< seconds; i++)
{
p r i n t (" * " ) ;
i n t  winks=0;
f o r  (winks=0; winks<20000000; winks++)
{
w inks++;
w inks— ;
1
1
p r i n t ( " \ r \ n " ) ;
1
/ / f u n c t io n  to  send a  r e g i s t e r  s e t t in g s  to  a PHY c h a n n e l
vo id  setPH Y R egister(X uint32 regNum, X uint32 regV alue, X uint32 PHYChannel)
prin t("PH Y  C hannel: Ox");
p iitm im  (PHYCha n n e l  )  ;
p r in t ( "  PHY R e g is te r :  Ox");
putnum(regNum);
PHYChannel = PHYChannel «  25;
regNum = ((regNum «  4) + 0x00008008) «  16;
regNum = regNum + P H Y C h a n n e l;
/ /  print("XGemac_mWriteReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1018, Ox");
/ /  pu tnum (regV alue);
/ /  p r i n t ( " ) ;\r\nXGemac_mWriteReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1014, Ox");
/ /  putnum(regNum);
/ /  p r i n t ( " ) ; " ) ;
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XGemac_mWriteReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1018, re g V a lu e ); / /w h a ts  g e t t in g  s tu f f e d  in  a re, 
XGemac_mWriteReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1014, regNum); //w h ere  i t s  g e t t in g  s tu f f e d  
p r in t ( "  i s  now s e t  to  Ox");
pu tnum (regV alue);
p r i n t ( " \ r \ n " ) ;
1
/ / f u n c t io n  to  re ad  a r e g i s t e r  s e t t in g s  from a PHY channel
vo id  readPH Y R egister(X uint32 regNum, Xuint32 PHYChannel)
{
//print("\r\nXGemac_mWriteReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1014, " ) ;
//putnum (regN um );
/ / p r i n t ( " ) \ t " ) ;
PHYChannel = PHYChannel «  25;
regNum = regNum «  20;
regNum = regNum + 0xC0080000;
regNum = regNum + PHYChan n e l ;
XGemac_mWriteReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1014, regNum);
//putnum (regN um );
putnum(regNum -  PHYChannel -  0xC0080000);
p r i n t (" " ) ;
/ /printBottomBits(XGemac_mReadReg(XPAR_PLB_GEMAC_0_BASEADDR, 0x1018));
putnum(XGemac_mReadReg(XPAR_PLB_GEMAC_O_BASEADDR, 0x1018));
p r i n t ( " \ r \ n " ) ;
}
/ / f u n c t io n  to  re ad  and p r in t  a GEMAC r e g i s t e r  s e t t in g  to  tem in a l
vo id  printGEM ACRegister(Xuint32 regNum)
{
/ / p r i n t (" \ r \nXGemac_mReadReg(XPAR_PLB_GEMAC_O_BASEADDR, " ) ;
p r i n t ( " \ r \ n " ) ;
putnum(regNum);
p r i n t (" " ) ;
X uint32 temp = XGemac_mReadReg(XPAR_PLB_GEMAC_O_BASEADDR, regNum);
p r in tT o p B its ( te m p );
p r i n t ( " \ r \ n  " ) ;
p rin tB o tto m B its ( te m p );
1
/ / f u n c t io n  to  p r in t  ou t boolean  v a lu es  to  te rm in a l
vo id  P rin tB oo l(X boo lean  s t a t )
{
if(stat==XTRUE)
p r i n t ( " T r u e \ r \ n " ) ;
e l s e
p r i n t ( " F a l s e \ r \ n " ) ;
w a i t (1 ) ;
1
/ / f u n c t io n  to  read  and p r in t  a l l  GEMAC r e g i s t e r  s e t t in g s  to  tem in a l
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v o id  PrintGEM ACRegisters(void)
{
i n t  i ;
p r i n t ( " P r in t  A ll PLB GEMAC R e g i s t e r s \ r \ n " ) ;
P r in tO to F O ;
fo r  ( i  = 0x1000; i<  0x1038; i  = i  + 0x0004)
{
prin tG E M A C R egister(i);
1
P rin tO to F O  ;
1
/ / f u n c t io n  to  re ad  and p r in t  extended GEMAC r e g i s t e r  s e t t in g s  to  tem in a l 
v o id  PrintGEM ACExtendedRegisters(void)
{
i n t  i ;
p r in tC 'P r in t  A ll Extended PLB GEMAC R e g i s t e r s \ r \ n " ) ;
p r i n t ( " \ r \ n  \ t \ t O  1 2 3 4 5 6 7 8 9 A B C D E  F \ r \n " ) ;
f o r  ( i  = 0x2300; i<  0x2374; i  = i  + 0x0004)
{
prin tG E M A C R egister(i);
}
p r i n t ( " \ r \ n  \ t \ t O  1 2 3 4 5 6 7 8 9 A B C D E  F \ r \ n " ) ;
printGEM ACRegister(0x2000);
printGEM ACRegister(0x2004);
printGEM ACRegister(0x2100);
printGEM ACRegister(0x2010);
printGEM ACRegister(0x2014);
printGEM ACRegister(0x2200);
printGEM ACRegister(0x0000);
printGEM ACRegister(0x0004);
printGEM ACRegister(0x0008) ;
printGEM ACRegister(0x0018);
printGEMACRegister(OxOOlC) ;
printGEM ACRegister(0x0020);
printGEM ACRegister(0x0028);
printGEM ACRegister(0x0040);
p r i n t ( " \ r \ n  \ t \ t O  1 2 3 4 5 6 7 8 9 A B C D E  F \ r \n " ) ;
1
/ / f u n c t io n  to  re ad  and p r in t  SGMII r e g i s t e r  s e t t in g s  to  tem in a l 
vo id  P rin tS G M IIR eg is te rs(v o id )
i n t  i ;
p r in tC 'P r in t  A ll SGMII B ridge R e g i s t e r s \ r \ n " ) ;
P rin tO to F O  ;
f o r  ( i  = 0x00; i<  0x20; i  = i  + 0x01)
{
readP H Y R eg iste r(i, 0x6);
1
P rin tO to F O  ;
110
1
/ / f u n c t io n  to  re ad  and p r i n t  PHY r e g i s t e r  s e t t in g s  to  tem in a l
vo id  P rin tP H Y R eg iste rs(vo id )
{
i n t  i ;
p r i n t ( " P r in t  A ll PHY R e g i s t e r s \ r \ n " ) ;
P rin tO to F O  ;
fo r  ( i  = 0x00; i<  0x20; i  = i  + 0x01)
readP H Y R eg iste r(i, 0x0);
1
P r in tO to F O  ;
1
/ / f u n c t io n  to  p r in t  a header to  h e lp  id e n t i f y  th e  p o s i t io n  of b i t s
vo id  P rin tO to F (v o id )
p r i n t ( " \ r \ n  \ t F E D C B A 9 8 7 6 5 4 3 2 1 0  \ r \ n " ) ;
1
/ / f u n c t io n  to  s e t  SGMII r e g i s t e r  s e t t in g s  fo r  i n i t i a l i z a t i o n
vo id  In itia lizeS G M II(X u in t8  SgmiiAddress)
{
//se tP H Y R e g is te r(0 x l0 , 0x0000, Sgm iiA ddress);
setP H Y R egister(0x00, 0x1140, Sgm iiA ddress);
/ / w a i t (5 ) ;
}
/ / f u n c t io n  to  s e t  PHY r e g i s t e r  s e t t in g s  fo r  i n i t i a l i z a t i o n
vo id  In itia lizeP H Y (X u in t3 2  PHYChannel)
{
//SGMII 4 p in  in te r f a c e  w ith  a u to n e g o tia tio n  enabled
printC 'SG M II 4 p in  in te r f a c e  w ith  a u to n e g o tia tio n  enab led  \ r \ n " ) ;
setP H Y R egister(0x17, 0xA002, PHYChannel);
//se tP H Y R e g is te r(0x00, 0x9040, PHYChannel); //PHY must be r e s e t  to  en a c t change 
setP H Y R egister(0x00, 0x9000, PHYChannel); //PHY must be r e s e t  to  en ac t change 
/ / w a i t (2 ) ;
//ch an g e  one of th e  s t a tu s  le d s
setPH Y R egister(O xlB , 0x0300, PHYChannel);
/ /S w itc h  to  PHY’s ex tended  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0001, PHYChannel);
/ /S w itc h  PHY’s 125MHz e lk  to  125MHz
/ /  setP H Y R egister(0x14, 0x0145, PHYChannel);
/ /S w itc h  SIGDET p in  d i r e c t io n  to  o u tp u t, a c tiv e  h igh
setP H Y R egister(0x13, 0x0002, PHYChannel);
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/ /S w itc h  back to  r e g u la r  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0000, PHYChannel);
1
/ / f u n c t io n  to  s e t  e th e rn e t  PHY in to  E th e rn e t P acket G en era tio n  mode
v o id  EPG_on(void)
{
p r i n t ( " \ r \ n S t a r t  E P G \r\n");
/ /S w itc h  to  PHY’s ex tended  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0001, 0x0);
/ / s e t  EPG d a ta
setPH Y R egister(O xlE , OxACFO, 0x0);
/ /T u rn  PHY’s EPG on
setPH Y Register(O xlD , 0xC7C0, 0x0);
/ /S w itc h  back to  re g u la r  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0000, 0x0);
1
/ / f u n c t io n  to  s e t  e th e rn e t  PHY in to  erroneous E th e rn e t P acket G en era tio n  mode 
v o id  EPG_on_bad(void)
{
p r i n t ( " \ r \ n S t a r t  EPG w ith  in v a l id  c h e c k su m s\r \n " ) ;
/ /S w itc h  to  PHY’s ex tended  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0001, 0x0);
/ / s e t  EPG d a ta
setPH Y R egister(O xlE , OxAAAA, 0x0);
/ /T u rn  PHY’s EPG on
setPH Y Register(O xlD , 0xC7Cl, 0x0);
/ /S w itc h  back to  r e g u la r  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0000, 0x0);
1
/ / f u n c t io n  to  e x i t  e th e rn e t  PHY from E th e rn e t Packet G en era tio n  mode 
vo id  EPG _off(void)
{
p r i n t ( " \ r \n S to p  E P G \r\n");
/ /S w itc h  to  PHY’s ex tended  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0001, 0x0);
/ /T u rn  PHY’s EPG o ff
setPH Y Register(O xlD , 0x0000, 0x0);
/ /S w itc h  back to  r e g u la r  r e g i s t e r  s e t
setPH Y R egister(O xlF, 0x0000, 0x0);
1
112
gemac functions.c
# in c lu d e  "xgemac_example.h"
/************************** V ariab le  D e f in it io n s  ****************************/
s t a t i c  JumboFrame TxFrame; 
s t a t i c  JumboFrame RxFrame;
/*  Frame used to  send with. * /
/*  Frame used to  re c e iv e  d a ta  * /
s t a t i c  JumboFrame MyFrame; /*  Frame used to  re c e iv e  d a ta  * /
s t a t i c  v o l a t i l e  i n t  RxMutex; /*  Shared v a r used fo r  re c e iv e  sequencing  * /
s t a t i c  v o l a t i l e  i n t  TxMutex; /*  Shared v a r used fo r  tra n s m it  sequencing  * /
s t a t i c  X S tatus ErrorC ode; /*  Shared v a r s e t  when th e  e r r o r  h a n d le r  i s  c a l le d  * /
s t a t i c  X S tatus R xS ta tus; /*  Shared v a r s e t  when th e  re cv  h a n d le r  i s  c a l le d  * /
s t a t i c  X uint32 RxFrameLength; /*  Shared v a r s e t  when th e  re cv  h a n d le r  i s  c a l le d  * /
XGemac Gemac; /*  XGemac in s ta n c e  used th ro u g h o u t examples * /
ch ar GemacMAC[6] = { 0x00, 0x11, OxFl, 0x11, 0x11, 0x00 }; /*  Local MAC ad d ress  * /
ch ar RemoteMAC [6]= { 0x00, 0x15, 0xC5, OxCl, 0x15, 0x65 }; /*  A rem ote MAC ad d ress  * /
ch ar BroadcastMAC[6]= { OxFF, OxFF, OxFF, OxFF, OxFF, OxFF }; /*  th e  B roadcast MAC ad d ress
/t************************* F unction  P ro to ty p es  *****************************/
i n t  X G em acFifoIntrExam ple(void);
s t a t i c  vo id  S e tu p ln te r ru p ts (v o id ) ;
s t a t i c  vo id  R ese tM utex (vo id );
vo id  S en d P in g P ack e t(v o id );
vo id  P rin tN ex tR ece iv ed P ack e t(v o id );
s t a t i c  char* R e c e iv eP ack e t(v o id );
vo id  P a rs e E th e rn e tP a c k e t(v o id ) ;
vo id  P rin tIP P a c k e t(c h a r*  IP P acket, Xuint32 IP P ack e tL en g th );
vo id  P rin tA R PPacket(char*  ARPPacket, X uint32 ARPPacketLength);
vo id  ARPPacketResponse(char* ARPPacket, Xuint32 ARPPacketLength);
vo id  IP PacketR esponse(char*  IP P acket, Xuint32 IP P acketL eng th);
X u in tl6  C alculateC hecksum (char* P ack e t, Xuint32 L ength);
vo id  S endP acket(char TY1, ch ar TY2, char* OutData, X uint32 le n g th ) ;
vo id  A R PR equest(void);
/*  ISR c a llb a c k s  * /
s t a t i c  v o id  RxHandlerLoopback(void * C a llb a c k );
s t a t i c  vo id  TxHandlerLoopback(void * C a llb a c k );
s t a t i c  v o id  ErrH andlerLoopback(void *C allback , X Status E rrC o d e);
i n t  XGemacSetup(void)
i n t  i ;
X S tatus S ta tu s ;  
i n t  P ay loadS ize;
X uint32 TxFrameLength;
ch a r *TxData = (char*)&TxFrame;
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ch a r *RxData = (char*)&RxFrame;
p r i n t ( " \ r \ n S ta r t in g  GEMAC\r\n");
/*  se tu p  TxFrame h eader and pay load  d a ta  * /
Util_FrameHdrFormatMAC(&TxFrame, BroadcastMAC); 
U til_Fram eSetPayloadD ata(& TxFram e);
/*
* Change th e  c o n f ig u ra t io n  ta b le  p ro p e r t ie s  to  fo rc e :  no dma, no c o u n te rs ,
* no GMII. T his can be done w hether o r no t th e  a c tu a l  hardw are in s ta n c e
* c o n ta in s  th e s e  f e a tu r e s .
* /
Util.UpdateConfigTable(XGE_CFG_NO_DMA, 0 , 1 );
/*  i n i t i a l i z e  gemac in s ta n c e  * /
S ta tu s  = XGemac_Initialize(&Gemac, XPAR_PLB_GEMAC_O_DEVICE_ID); 
i f  (S ta tu s  != XST_SUCCESS)
U til_ E rro rT ra p (" E rro r  in  i n i t i a l i z e " ) ;  
r e tu r n ( -1 ) ;
/*  s e t  i t s  mac ad d ress  * /
S ta tu s  = XGemac_SetMacAddress(&Gemac, (Xuint8*)GemacMAC); 
i f  (S ta tu s  != XST.SUCCESS)
{
U til_ E rro rT ra p (" E rro r  s e t t i n g  MAC a d d re s s " ) ;  
r e tu r n ( -1 ) ;
}
/*  hookup ISRs and c a llb a c k s  * /
S e tu p ln te r r u p ts ( ) ;
/*  s t a r t  th e  d ev ice  * /
S ta tu s  = XGemac_Start(fcGemac);
p r in t ( " S u c c e s s fu l ly  S ta r te d  GEMAC\r\n");
/*  com pleted w ith o u t e r r o r  * / 
r e tu r n (0 );
/****************************************************************************
* R eceive h a n d le r  inform s th e  main th re a d  th a t  a fram e has been re c e iv e d .
* T his ro u t in e  ru n s in  ISR c o n te x t.
*
* P a ra m e te rs :
* C allb ack  -  a mutex th a t  s ig n a ls  th e  main ex ecu tio n  th re a d  th a t  a fram e has
* been re c e iv e d .
*
* R e tu rn s :
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* n o th in g
*
*****************************************************************♦***********/ 
s t a t i c  v o id  RxHandlerLoopback(void *C allback)
{
i n t  *Mutex = ( in t* )C a llb a c k ; 
p r i n t (" * " ) ;
RxFrameLength = sizeof(Jum boFram e);
R xS tatus = XGemac_FifoRecv(&Gemac, (X uint8 *)&RxFrame, ftRxFrameLength); 
♦Mutex = 1;
1
/****************************************************************************
* TxHandlerLoopback
*
* Inform s th e  main th re a d  th a t  th e  F ifoSend o p e ra tio n  i s  com pleted
*
* P aram ete rs :
* C allb ack  -  a mutex th a t  s ig n a ls  th e  main ex ecu tio n  th re a d  th a t  a fram e has
* been t r a n s m it te d .
*
* R e tu rn s:
* n o th in g
*
*****************************************************************************/ 
s t a t i c  vo id  TxHandlerLoopback(void *C allback)
i n t  *Mutex = ( in t* )C a llb a c k ;
♦Mutex = 1;
1
/****************************************************************************
* ErrH andlerLoopback
*
* Increm ent th e  e r r o r  co u n te r so t h a t  th e  main th re a d  knows an e r r o r  o ccu rred
*
* P aram ete rs :
* C allb ack  -  Not used
* ErrCode -  Saved in  sh ared  v a r ia b le
*
* R etu rn s:
* n o th in g
*
*****************************************************************************/ 
s t a t i c  v o id  ErrH andlerLoopback(void *C allback , X Status ErrCode)
ErrorC ode = ErrCode;
1
/***************************************************♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦
* Setup ISR c o n s tru c ts .  When t h i s  fu n c tio n  r e tu r n s ,  th e  c a llb a c k s  w i l l  have
115
* been r e g is t e r e d  w ith  th e  GEMAC d r iv e r  and th e  ISR fo r  a l l  GEMAC in t e r r u p t s
* w i l l  have been hooked up to  th e  e x te rn a l  in te r r u p t  s ig n a l  on th e  PPC.
*
* P aram eters :
* none
*
* R e tu rn s :
* n o th in g
*
**** iit***# ******************************************************* ****** *******/
s t a t i c  vo id  S e tu p ln te r ru p ts (v o id )
{
/*  Hook up th e  d r i v e r ’s ISR to  th e  hardw are in te r r u p t  v e c to r  * /
# i f  (TARGET.BSP == BSP_VXW0RKS_PPC405)
/*  d is a b le  in te r r u p t  v e c to r  from gemac, th en  hook i t s  ISR up * /
intDisable(GEMAC_INT_VEC);
in tC o n n e c t( (VOIDFUNCPTR*)GEMAC_INT_VEC,
(VOIDFUNCPTR)XGemac_IntrHandlerFifo, (in t)ftG em ac);
# e l i f  (TARGET_BSP == BSP_EDK_STANDAL0NE_PPC405)
s t a t i c  X Intc I n te r r u p tC o n t r o l le r ;
X S tatus S ta tu s ;
/*  i n i t i a l i z e  th e  in te r r u p t  c o n t r o l le r  and connect th e  ISR * /
S ta tu s  = X In tc _ In i t ia l iz e (& In te r ru p tC o n tro l le r ,  XPAR_OPB_INTC_O_DEVICE_ID); 
i f  (S ta tu s  != XST.SUCCESS)
U til_ E rro rT rap ("U n ab le  to  i n t i a l i z e  th e  in te r r u p t  c o n t r o l le r " )  ;
i f ( S t a t u s  == XST_DEVICE_IS_STARTED)
{
U til_ E r ro rT ra p (" . Device a lre a d y  s t a r t e d . \ r \ n " ) ;
1
1
S ta tu s  = X In tc _ C o n n e c t(f tln te rru p tC o n tro lle r , GEMAC_INT_VEC,
(X InterruptH andler)X G em ac_In trH andlerF ifo , ftGemac);
i f  (S ta tu s  != XST.SUCCESS)
U til_ E rro rT rap ("U n ab le  to  connect GEMAC ISR to  i n te r r u p t  c o n t r o l l e r " ) ;
1
/*  s t a r t  th e  in te r r u p t  c o n t r o l le r  * /
S ta tu s  = X In tc _ S ta r t( fe ln te r ru p tC o n tro lle r ,  XIN_REAL_MODE); 
i f  (S ta tu s  != XST_SUCCESS)
U til_ E rro rT ra p (" E rro r  s t a r t i n g  i n t c " ) ;
1
/*  i n i t i a l i z e  th e  PPC405 ex cep tio n  ta b le  * /
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X E x c_ In it( ) ;
/*  r e g i s t e r  th e  in te r r u p t  c o n t r o l le r  w ith  th e  ex cep tio n  t a b le  * / 
XExc_RegisterHandler(XEXC_ID_NON_CRITICAL_INT,
(X E xcep tionH and ler)X In tc_ In terrup tH and ler, 
f t ln te r r u p tC o n tro l le r ) ;
# en d if
/*  R e g is te r  th e  c a llb a c k  h an d le rs  w ith  th e  d r iv e r  * / 
XGemac_SetFifoSendHandler(ftGemac, (void*)&TxMutex,
(XGemac_FifoHandler)TxHandlerLoopback); 
XGemac_SetFifoRecvHandler(ftGemac, (vo id* ) ftRxMutex,
(XGemac_FifoHandler)RxHandlerLoopback); 
XGemac_SetErrorHandler(ftGemac, (vo id * )0 ,
(XG em ac_ErrorH andler)ErrHandlerLoopback);
/*  Enable i n te r r u p t s  from th e  hardw are * /
# i f  (TARGET.BSP == BSP_VXW0RKS_PPC405)
intEnable(GEMAC_INT_VEC); /*  in tc  to  p ro c e s so r  * /
# e l i f  (TARGET.BSP == BSP_EDK_STANDAL0NE_PPC405)
X In tc _ E n a b le (f tln te rru p tC o n tro lle r , GEMAC_INT_VEC); /*  gemac to  in tc  * /
XExc_mEnableExceptions(XEXC_NON_CRITICAL); /*  in tc  to  p ro c e s so r  * /
# en d if
1
/ * * * * sK * * * * * * * * s|e* * * * 4 c* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* C lea r th e  Tx and Rx mutexes and o th e r  sh ared  v a rs  f o r  th e  n ex t p a s s .
*
* P aram eters :
* none
*
* R e tu rn s :
* n o th in g
*
*********************♦*******************************************************/
s t a t i c  vo id  R esetM utex(void)
/*  d is a b le  in te r r u p t s  * /
# i f  (TARGET.BSP == BSP_VXW0RKS_PPC405)
i n t  key = in tL o ck O ;
# e l i f  (TARGET_BSP == BSP_EDK_STANDAL0NE_PPC405)
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XExc_mDisableExceptions(XEXC_NON_CRITICAL) ;
# en d if
/*  r e s e t  m utexes and sh ared  v a rs  * /
TxMutex = 0;
RxMutex = 0;
R xS tatus = XST_SUCCESS;
ErrorCode = XST.SUCCESS;
/*  en ab le  i n t e r r u p t s  * /
# i f  (TARGET.BSP == BSP_VXW0RKS_PPC405)
in tU n lo c k (k e y );
# e l i f  (TARGET_BSP == BSP_EDK_STANDAL0NE_PPC405)
XF.xc_TnF.nah1 fiExr.epti nns (XEXC_NON_CRITICAL) ;
# en d if
v o id  P rin tN ex tR ece iv ed P ack et(v o id )
{
i n t  i ;
char* RxPacket;
RxPacket = R ece iv eP ack e t( ) ;
p r in t ( " R e c e iv e d : \ r \n " ) ;
f o r  ( i  = 0; i <  RxFrameLength; i++)
x i l _ p r i n t f  ("7,x" .RxPacket [ i]  ) ;
char* R ece iveP acke t(vo id )
/ / c h a r  *RxData = (char*)&RxFrame;
R esetM utexO  ;
while(RxM utex == 0)
{
r e tu r n  (char*)&RxFrame;
/ /F u n t io n  to  p a rse  an e th e rn e t  pack et and p r in t  i t  to  th e  te rm in a l 
v o id  P a rse E th e rn e tP ack e t(v o id )
i n t  i ;
char*  RxPacket;
char*  IP P acket;
RxPacket = R ece iv eP ack e t( ) ;
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p r i n t ( " \ r \ n " ) ;
p r in t ( " D e s t in a t io n  MAC a d d re ss : " ) ;
f o r  ( i  = 0; i  < 6; i+ + ){ x il_ p r in tf  ("*/,x" .RxPacket [ i]  ) ; }  p r i n t  ( " \ r \ n " )  ;
p r in t(" S o u rc e  MAC ad d ress :
f o r  ( i  = 6; i  < 12; i+ + ){ x il_ p rin tf("7 .x "  .RxPacket [ i]  ) ; }  p r i n t ( " \ r \ n " ) ;
p r in t("T y p e /L en g th : ;
x i l _ p r i n t f  (" ’/,x" .RxPacket [12] ) ; x i l _ p r i n t f  ("7.x" .RxPacket [13] ) ; p r in t  ( " \ r \ n " )  ;
/ / I f  th e  p ack e t i s  an ARP p ack et
if(R x P a c k e t[12]==0x08 && R xPacket[13]==0x06)
IPPacket = &(RxPacket [1 4 ]);
ARPPacketResponse(IPPacket,RxFram eLength-18);
}
/ / I f  th e  p ack e t i s  an IP pack et
e ls e  if(R x P ack e t [12]==0x08 && R xPacket[13]==0x00)
{
IPPacket = &(R xPacket[1 4 ]);
IPPacketR esponse(IPPacket,R xFram eL ength-18);
1
/ / A l l  o th e r  ty p e s  of p ack e ts
e ls e
{
p r in t( " D a ta :  " ) ;
f o r  ( i  = 14; i  < RxFrameLength-4; i++)
x i l _ p r i n t f  ("7.x" .RxPacket [ i ] ) ;
p r i n t ( " \ r \ n " ) ;
p rin t("C R C -32: " ) ;
f o r  ( i  = RxFrameLength-4; i  < RxFrameLength; i++)
x i l _ p r i n t f  ("7.x" .RxPacket [ i ]  ) ;
p r i n t ( " \ r \ n " ) ;
1
/ / f u n c t io n  to  p r in t  an IP p ack et
vo id  P rin tIP P a c k e t(c h a r*  IP P ack e t, X uint32 IPPacketLength)
i n t  i ;
p r in t ( " I P  P ack e t: \ r \ n " ) ;
p r in t( " \tV e rs io n /IH L : " ) ;
x i l _ p r i n t f  ("7.02x" , IPPacket [0] ) ; p r i n t  ( " \ r \ n " )  ;
p r i n t (" \tT y p e  of S e rv ic e : " ) ;
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x i l _ p r i n t f  ("7.02x" , IPPacket [1] ) ; p r in t  ( " \ r \ n " )  ;
p r i n t ( " \ tT o ta l  L ength: " ) ;
x i l _ p r i n t f  ("7iO2x" .IP P acket [2] ) ; x i l _ p r i n t f  ("7.02x", IPPacket [3] ) ;  p r i n t ( " \ r \ n " )  ;
p r i n t ( " \ t l d e n t i f i c a t i o n :  " ) ;
x i l _ p r i n t f  ("7.02x" , IPPacket [4 ] ) ;  x i l _ p r in t f  ("7.02x" .IP P acket [5] ) ; p r in t  ( " \ r \ n " ) ; 
p r in t ( " \ tF l a g s /O f f s e t :  " ) ;
x i l _ p r i n t f  ("7.02x" .IP P acket [6] ) ; x i l _ p r in t f  ("7«02x" .IP P acket [7] ) ; p r i n t  ( " \ r \ n " )  ; 
p r i n t (" \tT im e To L ive: " ) ;
x i l _ p r i n t f  ("7oO2x" , IPPacket [8] ) ; p r in t  ( " \ r \ n " ) ;
p r i n t ( " \ tP r o to c o l :  " ) ;
x i l _ p r i n t f  ("7.02x" , IPPacket [9] ) ; p r in t  ( " \ r \ n " ) ;
p r i n t (" \tH e a d e r Checksum:
x i l _ p r i n t f  ("7.02x" , IPPacket [10] ) ; x i l _ p r i n t f  ("7.02x" , IPPacket [11] ) ; p r i n t  ( " \ r \ n " )  ;
p r i n t (" \tS o u rc e  IP A ddress: " ) ;
f o r ( i= 1 2 ; i< 1 6 ;i+ + ){ x il_ p r in tf (" 7 .d ." . IP P a c k e t[ i ] ) ; }  p r i n t ( " \ r \ n " ) ;
p r i n t ( " \ tD e s t in a t io n  IP A ddress:
fo r ( i= 1 6 ; i< 2 0 ; i+ + ){ x i l_ p r in tf ( " 7 .d ." . IP P a c k e t[ i ] ) ;}  p r i n t ( " \ r \ n " )  ;
p r i n t ( " \ t0 p t io n s :  " ) ;
f o r  ( i  = 20; i  < IPPacketL ength; i++)
{
x i l _ p r i n t f  ( "7.02x", IPPacket [ i ] ) ;
1
1
/ / f u n c t io n  to  p r i n t  an ARP pack et
vo id  P rin tA R PPacket(char*  ARPPacket, X uint32 ARPPacketLength)
{
i n t  i ;
prin t("A PR  P a c k e t: \ r \ n " ) ;
p r i n t ("\tH ardw are  Type: " ) ;
x i l _ p r i n t f  ("7.02x" .ARPPacket [0] ) ; x i l _ p r in t f  ("7.02x" .ARPPacket [1] ) ; p r i n t ( " \ r \ n " )  ;
p r i n t ( " \ tP ro to c o l  Type:
x i l _ p r i n t f  ("7.02x" .ARPPacket [2] ) ; x i l _ p r in t f  ("7.02x" .ARPPacket [3] ) ; p r i n t ( " \ r \ n " )  ;
p r i n t ("\tH ardw are L eng th : " ) ;
x i l _ p r i n t f  ("7.02x" .ARPPacket [4 ] ) ;  p r i n t ( " \ r \ n " ) ;
p r i n t ( " \ tP ro to c o l  Length: " ) ;
x i l _ p r i n t f  ("7.02x" .ARPPacket [5] ) ; p r i n t ( " \ r \ n " )  ;
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p r i n t ( " \ tO p e ra tio n :  " ) ;
x i l _ p r i n t f  ("7.02x" .ARPPacket [6] ) ; x il_prin tf("7 .02x".A R P P acket [7] ) ; p r i n t (" \ r \ n " ) ; 
p r i n t (" \tS e n d e r  Hardware A ddress: " ) ;
f o r ( i= 8 ; i< 1 4 ; i++) { x i l_ p r in t f  ( "’/.02x" , ARPPacket [ i]  ) ;} p r in t  ( " \ r \n "  ) ;
p r i n t (" \tS e n d e r  P ro to c o l A ddress: " ) ;
f o r ( i= 1 4 ; i< 1 8 ; i+ + ){ x i l_ p r in tf  ("7.d. " .A R PPacket[i]) ;} p r i n t ( " \ r \ n " )  ;
p r i n t ( " \ tT a rg e t  Hardware A ddress:
fo r ( i= 1 8 ; i<24; i+ + ){ x il_ p r in tf  ("7.02x" .ARPPacket [ i ] ) ;}  p r i n t ( " \ r \ n " ) ;
p r i n t ( " \ tT a rg e t  P ro to c o l A ddress: " ) ;
fo r ( i= 2 4 ;i< 2 8 ;i+ + ){ x il_ p r in tf (" 7 o d ." .A R PPacket[i]) ; }  p r i n t ( " \ r \ n " ) ;
p r i n t ( " \ tL e f to v e r s :  " ) ;
f o r  ( i  = 28; i  <ARPPacketLength; i++)
{ x i l _ p r i n t f  ("7.02x" .ARPPacket [ i ]  ) ;}
1
/ / f u n c t io n  to  g e n e ra te  an a p p ro p r ia te  ARP pack et resp o n se
v o id  ARPPacketResponse(char* ARPPacket, X uint32 ARPPacketLength)
i n t  i ;
ch ar *ARPOutData;
X uint8 selfnam e;
A R P O utD ata= (char*)m alloc(sizeof(char)*28) ;
//Prin tA R PPacket(A R PPacket, ARPPacketLength);
/ /c o p y  incom ingtype and le n g th  d a ta
f o r  ( i  = 0; i  < 6; i++)
ARP0utData[i] = A R P Packet[i];
1
/ / s e t  ARP o p e ra tio n  to  re p ly
ARPOutData[6]=0x00;
ARPOutData[7]=0x02;
//c o p y  sen d er MAC ad d ress  from PHY
f o r  ( i  = 8; i  < 14; i++)
{
ARPOutData[i] = GemacMACCi—8 ];
1
//c o p y  sen d er IP ad d ress  from th e  re q u e s te d  t a r g e t
f o r  ( i  = 14; i  < 18; i++)
{
ARPOutData[i] = A R PPacket[i+10];
1
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/ /c o p y  t a r g e t  MAC ad d ress  from th e  sen d er MAC 
fo r  ( i  = 18; i  < 28; i++)
{
ARPOutData[i] = A R P P acket[i-10 ];
}
//d e te rm in e  id  sen d e r i s  ask in g  f o r  i t s  own name
selfnam e = 1;
f o r  ( i  = 14; i  < 18; i++)
{
if(A R P P ack e t[i] != A RPPacket[i+10])
selfnam e = 0;
}
}
//P rin tA R P Packet(A R P 0utD ata,28);
if ( s e lfn a m e  == 0)
{
SendPacket (0x08 ,0x06 ,ARPOutData,28);
1
}
/ / f u n c t io n  to  g e n e ra te  an a p p ro p r ia te  IP p ack et response
vo id  IPPacketR esponse(char*  IP P acke t, X uint32 IPPacketL ength)
{
i n t  i ;
ch ar *IP0utD ata;
X u in tl6  T o talL eng th ;
X uint8 HeaderLength;
X u in t16 Checksum;
H eaderLength = ( (IPP acket [0] ) « 4 ) » 2 ; //Number of b y te s  in  h ead er
T o talL eng th  = IP P a c k e t[2]*256 + IP P ack e t[3 ];
IP O u tD a ta= (ch a r* )m a llo c (s izeo f(ch a r)* T o ta lL en g th );
/ /  x i l _ p r i n t f  ("H eader Length: 7,d , T o ta l Length: 7,d" .H eaderL eng th ,T o talL eng th) ; 
/ /  P r in tIP P a c k e t(IP P a c k e t, T o ta lL en g th );
i f ( I P P a c k e t [9 ]==0xl) //ICMP Ping pack et response
//c o p y  incom ing ty p e , le n g th ,  p ro to c o l ,  e tc .
f o r  ( i  = 0; i  < 10; i++)
IP 0 u tD a ta [ i]  = IP P a c k e t[ i ] ;
1
//sw ap  sen d e r IP ad d ress  and t a r g e t  IP ad d ress
fo r  ( i  = 12; i  < 16; i++)
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{
IP O utD ata[i] = IP P a c k e t[ i+ 4 ] ;
IPO utD ata[i+4] = IP P ack e tC i];
}
IPO utD ata[10] = 0;
IPO utD ata[11] = 0;
/ / I P  P acket Checksum
Checksum = C alculateC hecksum (IPO utD ata,H eaderL ength);
IPO utD ata[10]= (ch ar) (Checksum»8) ;
IP O u tD a ta [ll]  = (ch ar) ((C h eck su m « 8 )» 8 ) ; / /b e c a u se  I  don’t  know how to  mask
//c o p y  pay load
f o r  ( i  = H eaderLength; i  < T o talL eng th ; i++)
IP 0 u tD a ta [ i]  = IP P a c k e t[ i ] ;
1
/ / s e t  IMCP o p e ra tio n  to  re p ly
IPO utD ata[20]=0x00;
IPO utD ata[21]=0x00;
/ / s e t  checksum to  0
IPO utD ata[22]=0x00;
IPO utD ata[23]=0x00;
//ICMP Checksum
Checksum = C alculateChecksum (& (IPO utD ata[H eaderLength]) .T o ta lL eng th -H eaderL eng th );
/ /  x i l _ p r i n t f  ("\r\nC hecksum  = ’/,0 4 x \r\n "  .Checksum) ;
IPOutData [22] = (ch a r) (C hecksum »8);
IPO utD ata[23] = ( char) ( (C heck su m « 8 )» 8 ) ; / /b e c a u se  I  don’t  know how to  mask
/ /  P rin tIP P ack e t(IP O u tD a ta ,L en g th + 2 );
SendPacket (0x08 ,0 x 0 0 ,IP O utD ata ,T o ta lL eng th );
1
i f ( I P P a c k e t [9]==17 && IP P ack e t[28]==169) //UDP pack et 
{
i n t  j ;
X uint32 T estD ataL ength  = 1024;
X uint32 NumberOfPacketsToSend = 1024;
fo r ( j= 0 ;  j  <2; j++)
i f ( j= = l ) {  T estD ataL ength  = 4 ;}
T o talL eng th  = HeaderLength + 8 + TestD ataL ength; 
/ /c o p y  incom ing ty p e , le n g th ,  p ro to c o l ,  e tc .  
f o r  ( i  = 0; i  < 10; i++)
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{
IP O utD ata[i] = I P P a c k e t[ i ] ;
}
/ / S e t  le n g th  of UDP pack et
IPOutData [2] = T o ta lL e n g th » 8 ;
IPOutData [3] = (T o ta lL e n g th « 8 ) >>8;
//sw ap  sen d er IP ad d ress  and t a r g e t  IP ad d ress
f o r  ( i  = 12; i  < 16; i++)
{
IP O utD ata[i] = IP P a c k e t[ i+ 4 ] ;
IPO utD ata[i+4] = I P P a c k e t[ i ] ;
}
/ / S e t  IP P acket Checksum to  ze ro  fo r  c a lc u la t io n
IPO utD ata[10] = 0;
IPOutData [11] = 0;
/ /C a lc u la te  and s t u f f  IP P acket Checksum
Checksum = C alculateC hecksum (IPO utD ata, H eaderL ength);
IPOutData [10] = (ch ar) (Checksum»8) ;
IPO utD ata[11] = (ch ar) ((C h eck su m « 8 )» 8 ) ; / /b e c a u s e  I  don’t  know how to  mask
/ / s e t  so u rce  p o r t  to  incoming d e s t in a t io n  p o r t
IPO utD ata[20]= IP P ack e t[22];
IPO utD ata[21]= IP P ack e t[23];
/ / s e t  d e s t in a t io n  p o r t  to  incoming sou rce  p o r t
IPO utD ata[22]= IP P ack e t[20];
IPO utD ata[23]= IP P ack e t[21];
/ / S e t  le n g th  of UDP pack et
IPO utD ata[24]= (8 + T estD ataL en g th )» 8 ;
IPOutData [25] = ( (8+TestD ataLength) « 8 )  » 8 ;
/ / S e t  checksum
IPO utD ata[26]=0;
IPO utD ata[27]=0;
fo r ( i= 2 8 ;  i  < T o talL eng th ; i++)
IP O u tD a ta [ i]= i;
fo r(i= j* (N um berO fP acketsT oS end-l); KNumberOfPacketsToSend+1; i++) 
SendPacket (0x08 ,0 x 0 0 ,IP O utD ata ,T o ta lL eng th );
}
}
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/ / f u n c t io n  to  g e n e ra te  a 16 b i t  checksum
X u in tl6  C alculateC hecksum (char* P ack e t, X uint32 Length)
{
X uint32 Checksum;
X uint32 i ;
/ / c a l c u l a t e  checksum
Checksum = 0;
fo r  ( i  = 0; i  < Length; i= i+ 2)
{
Checksum+= ( ( in t)P a c k e t[ i]* 2 5 6 )  + ( ( in t)P a c k e t[ i+ 1 ]  ) ;
if(Checksum  > OxFFFE)
{
Checksum++;
Checksum = Checksum -  0x10000;
}
/ /  if(Checksum  > 0x0) //U sed  in  UDP Checksum
/ /  {
/ /  Checksum = OxFFFF;
/ /  1
}
r e tu r n  ("Checksum );
}
/ / f u n t io n  to  send an e th e rn e t  packet
vo id  S endP acke t(char TY1, ch ar TY2, char* OutData, X uint32 len g th )
i n t  i ;
char* TxData= (char*)&TxFrame;
Util_FrameHdrFormatType(&TxFrame, l e n g th ) ;
Util_FrameHdrFormatMAC(&TxFrame, RemoteMAC);
//E th e r ty p e /L e n g th
TxData[12]=TYl;
TxData[13]=TY2;
fo r  ( i  = 0; i  < le n g th ; i++)
TxD ata[i+14] = O u tD a ta [ i] ;
}
XGemac_FifoSend(&Gemac, (X uint8 *)&TxFrame, XGE_HDR_SIZE + le n g th ) ;
1
/ / f u n t io n  to  form and send an ARP packet
vo id  ARPRequest(void)
{
i n t  i ;
ch ar *ARPOutData;
A R P 0 u tD ata= (ch ar* )m a llo c (s izeo f(ch a r)*28);
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/ /in c o m in g ty p e  and le n g th  d a ta
ARP0utData[0] = 0x00;
ARPOutData[l] = 0x01;
ARP0utData[2] = 0x08;
ARP0utData[3] = 0x00;
ARP0utData[4] = 0x06;
ARP0utData[5] = 0x04;
/ / s e t  ARP o p e ra tio n  to  re q u e s t
ARPOutData[6]=0x00;
ARP0utData[7]=0x01;
//c o p y  sen d er MAC ad d ress  from PHY
fo r  ( i  = 8; i  < 14; i++)
{
ARPOutData[i] = GemacMACCi—8 ];
}
//c o p y  sen d er IP ad d ress  from th e  re q u e s te d  t a r g e t  
ARPOutData[14] = 169;
ARPOutData[15] = 254;
ARPOutData[16] = 162;
ARPOutData[17] = 10;
/ / d e s t i n a t io n  MAC
ARPOutData[18] = 0x00;
ARPOutData[19] = 0x00;
ARPOutData[20] = 0x00;
ARPOutData[21] = 0x00;
ARPOutData[22] = 0x00;
ARPOutData[23] = 0x00;
//c o p y  t a r g e t  IP from th e  sen d er IP 
f o r  ( i  = 24; i  < 28; i++)
{
ARPOutData[i] = A R PO utD ata[i-10];
}
/ /  PrintARPPacket(ARPOutData,28);
SendPacket (0x08 ,0x06 ,ARPOutData,28);
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A PPE N D IX  D
C #  Code for PC Ethernet Control
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DreamTest Cs. cs
u s in g  System;
u s in g  S y s te m .C o lle c tio n s . G en eric ; 
u s in g  System.ComponentModel; 
u s in g  System .D ata; 
u s in g  System .Drawing; 
u s in g  System .T ext; 
u s in g  System.W indows.Forms; 
u s in g  S ystem .N et. S o ck e ts ; 
u s in g  S ystem .N et;
u s in g  S ystem .10;
namespace DreamTestCS
p u b lic  p a r t i a l  c la s s  Forml : Form 
{
p u b lic  Form l()
In itia liz e C o m p o n e n tO ;
1
p r iv a te  v o id  b u tto n l_ C lic k (o b je c t  sen d e r, EventArgs e)
/ / I P  ad d ress  of th e  DREAM board 
B yte[] dreamlP = new B y te [4 ]; 
d ream lP [0] = (B y te )169; 
dream lP [1] = (B y te)254; 
dream lP [2] = (B y te )162; 
dream lP [3] = (B y te )10;
/ /D e f in i t io n  of th e  "Send" command 
B y te[] runWord = new B y te [ l ] ;  
runWord[0] = (B y te )169;
/ / I n i t i a l i z e  v a r ia b le s  to  be f i l l e d  w ith  d a ta  re c e iv e d  from th e  DREAM board  
i n t  RecvLength = 0;
F ileS tream  F ileO u t = new F i le S t r e a m C d a ta o u t . tx t" .F ileM ode.A ppend);
IPA ddress destA ddr = new IP A ddress(d ream lP );
B yte[] RecvBytes = new Byte [2048];
Socket so ck e t = n u l l ;
/ / I n i t i a l i z e  th e  e th e rn e t  socket
IPEndPoint endpo in t = new IP E ndP oin t(destA ddr, 0 );
SocketA ddress so ck e ta d d ress  = e n d p o in t .S e r ia l iz e ( ) ;
so ck e t = new S o ck e t(e n d p o in t.A ddressFam ily, SocketT ype. Dgram, P ro toco lT ype.U dp);
t r y
s o c k e t . C onnect(destA ddr, 80);
/ /D is a b le  Send Command Button
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b u t t o n l . Enabled = f a l s e ;
//S e n d  th e  "Send" command to  th e  DREAM board
s o c k e t . Send(runW ord);
socket.R eceiveT im eout = 1000;
/ /R e tr e iv e  th e  packet re ce iv ed  th rough  th e  e th e rn e t  
RecvLength = so ck e t.R ece iv e (R ecv B y tes);
//O u tp u t to  th e  tex tb o x  th e  number of p a c k e ts  which were re c e iv e d  
te x tB o x l.T ex t = "Received " + RecvLength + " P ack e ts  ";
/ /W rite  th e  d a ta  re ce iv ed  from th e  DREAM board  to  a f i l e  
w hile  (RecvLength != 4)
RecvLength = so ck e t.R ece iv e (R ecv B y tes);
F ileO u t.W rite (R ecvB ytes, 0 , RecvLength);
//O u tp u t to  th e  tex tb o x  th e  c o n te n ts  of each re c e iv e d  p ack e t 
/ / f o r  ( i n t  i  = 0; i  < RecvLength; i++)
/ / {
/ /  tex tB o x l.T ex t = te x tB o x l.T ex t + ( in t)R e c v B y te s [ i]  + " " 
/ / }
}
s o c k e t . D is c o n n e c t( tru e ) ;
}
c a tc h  (SocketE xception)
{
1
//R e -e n a b le  th e  Send Command b u tto n  
b u tto n l.E n a b le d  = t r u e ;
F ile O u t.C lo s e ( ) ;
>
}
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